поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PM0214 датащи(PDF) 179 Page - STMicroelectronics

номер детали PM0214
подробное описание детали  This programming manual provides information
PDF  245 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PM0214 датащи(HTML) 179 Page - STMicroelectronics

Back Button PM0214 Datasheet HTML 175Page - STMicroelectronics PM0214 Datasheet HTML 176Page - STMicroelectronics PM0214 Datasheet HTML 177Page - STMicroelectronics PM0214 Datasheet HTML 178Page - STMicroelectronics PM0214 Datasheet HTML 179Page - STMicroelectronics PM0214 Datasheet HTML 180Page - STMicroelectronics PM0214 Datasheet HTML 181Page - STMicroelectronics PM0214 Datasheet HTML 182Page - STMicroelectronics PM0214 Datasheet HTML 183Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 179 / 245 page
background image
DocID022708 Rev 4
179/245
PM0214
Core peripherals
244
When memory regions overlap, a memory access is affected by the attributes of the region
with the highest number. For example, the attributes for region 7 take precedence over the
attributes of any region that overlaps region 7.
The background region has the same memory access attributes as the default memory
map, but is accessible from privileged software only.
The Cortex-M4 MPU memory map is unified. This means instruction accesses and data
accesses have same region settings.
If a program accesses a memory location that is prohibited by the MPU, the processor
generates a memory management fault. This causes a fault exception, and might cause
termination of the process in an OS environment.
In an OS environment, the kernel can update the MPU region setting dynamically based on
the process to be executed. Typically, an embedded OS uses the MPU for memory
protection.
Configuration of MPU regions is based on memory types, see Section 2.2.1: Memory
regions, types and attributes on page 28.
Table 38 shows the possible MPU region attributes.
Table 38. Memory attributes summary
Memory type
Shareability
Other attributes
Description
Strongly-ordered -
-
All accesses to Strongly-ordered
memory occur in program order. All
Strongly-ordered regions are assumed
to be shared.
Device
Shared
-
Memory-mapped peripherals that
several processors share.
Non-shared -
Memory-mapped peripherals that only a
single processor uses.
Normal
Shared
Non-cacheable
Write-through Cacheable
Write-back Cacheable
Normal memory that is shared between
several processors.
Non-shared
Non-cacheable
Write-through Cacheable
Write-back Cacheable
Normal memory that only a single
processor uses.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com