поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AN3427 датащи(PDF) 22 Page - STMicroelectronics

номер детали AN3427
подробное описание детали  Migrating a microcontroller application from STM32F1 to STM32F2 series
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN3427 датащи(HTML) 22 Page - STMicroelectronics

Back Button AN3427 Datasheet HTML 18Page - STMicroelectronics AN3427 Datasheet HTML 19Page - STMicroelectronics AN3427 Datasheet HTML 20Page - STMicroelectronics AN3427 Datasheet HTML 21Page - STMicroelectronics AN3427 Datasheet HTML 22Page - STMicroelectronics AN3427 Datasheet HTML 23Page - STMicroelectronics AN3427 Datasheet HTML 24Page - STMicroelectronics AN3427 Datasheet HTML 25Page - STMicroelectronics AN3427 Datasheet HTML 26Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 52 page
background image
Peripheral migration
AN3427
22/52
Doc ID 019001 Rev 1
1), finally enable the I2S clock (using RCC_APB1ENR[SPI2EN] or/and
RCC_APB1ENR[SPI3EN] bits)
To use external clock as I2S clock source: set RCC_CFGR[I2SSRC] bit to 0,
then enable the I2S clock (using RCC_APB1ENR[SPI2EN] or/and
RCC_APB1ENR[SPI3EN] bits)
b)
USB OTG FS and SDIO: in the F2 series the USB OTG FS requires a frequency
of 48 MHz to work correctly, while the SDIO requires a frequency less than or
equal to 48 MHz to work correctly. This clock is derived from the PLL through the
Q divider.
c)
ADC: in the F2 series the ADC features two clock schemes:
Clock for the analog circuitry: ADCCLK, common to all ADCs. This clock is
generated from the APB2 clock divided by a programmable prescaler that allows
the ADC to work at fPCLK2/2, /4, /6 or /8. The maximum value of ADCCLK is 30
MHz when the APB2 clock is at 60 MHz. This configuration is done using
ADC_CCR[ADCPRE] bits.
Clock for the digital interface (used for register read/write access): This clock
is equal to the APB2 clock. The digital interface clock can be enabled/disabled
individually for each ADC through the RCC_APB2ENR register (ADC1EN,
ADC2EN and ADC3EN bits). However, there is only a single bit
(RCC_APB2RSTR[ADCRST]) to reset the three ADCs at the same time.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com