поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

AN2784 датащи(PDF) 16 Page - STMicroelectronics

номер детали AN2784
подробное описание детали  Using the high-density STM32F10xxx FSMC peripheral to drive external memories
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN2784 датащи(HTML) 16 Page - STMicroelectronics

Back Button AN2784 Datasheet HTML 12Page - STMicroelectronics AN2784 Datasheet HTML 13Page - STMicroelectronics AN2784 Datasheet HTML 14Page - STMicroelectronics AN2784 Datasheet HTML 15Page - STMicroelectronics AN2784 Datasheet HTML 16Page - STMicroelectronics AN2784 Datasheet HTML 17Page - STMicroelectronics AN2784 Datasheet HTML 18Page - STMicroelectronics AN2784 Datasheet HTML 19Page - STMicroelectronics AN2784 Datasheet HTML 20Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 31 page
background image
Interfacing with a nonmultiplexed, asynchronous 16-bit SRAM
AN2784
16/31
Doc ID 14779 Rev 4
3
Interfacing with a nonmultiplexed, asynchronous 16-
bit SRAM
3.1
FSMC configuration
SRAMs and NOR Flash memories share the same FSMC banks. The protocol to be used
depends on the selected memory type.
To control an SRAM, the FSMC provides the following possible features:
●
Enable or disable the address/data multiplexing feature
●
Select the memory type to be used: NOR/SRAM/PSRAM
●
Define the external memory databus width: 8/16 bits
●
Enable or disable the extended mode: this mode is used to access the memory with a
different timing configuration for read and write operations.
Like for NOR Flash memories, the user has to compute and set the following parameters as
a function of the information in the SRAM datasheet:
ADDSET: address setup time
DATAST: data setup time
Figure 6 and Figure 7 show the different timings for a typical SRAM access.
Figure 6.
SRAM asynchronous read access timing
A[25:0]
NOE
(ADDSET +1)
(DATAST + 1)
Memory transaction
Data strobe
NEx
D[15:0]
HCLK cycles
HCLK cycles
NWE
NBL[1:0]
data driven
by memory
ai14720c
High
2 HCLK
cycles
Data sampled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com