AN3393 datasheet(29/103 Pages) STMICROELECTRONICS

29 / 103 page

DocID018750 Rev 4

29/103

AN3393

103

4.18

CTRL_REG6 (25h)

ST[2:1]

Self-test Enable. Default value: 00.

(00: Self-test disabled; Other: see Table 32 .

SIM

SPI serial internal interface mode selection. Default value: 0

(0: 4-wire interface; 1: 3-wire interface).

Table 32. Self-test mode

ST2

ST1

Self-test mode

Normal mode

Positive sign self-test

Negative sign-test

Not Allowed

Table 31. Control register 5 bit description (continued)

Table 33. Control register 6 description

Bit

Name BOOT FIFO_EN WTM_EN

ADD_INC

P1_EMPTY P1_WTM P1_OVERRUN P2_BOOT

Default

Table 34. Control register 6 bit description

Bit name

Description

BOOT

Force reboot, cleared as soon as the reboot is finished. Active high.

FIFO_EN

FIFO enable. Default value: 0.

(0: disable; 1: enable)

WTM_EN

Stop on watermark - FIFO depth can be limited at the watermark value by

setting to “1” the WTM_EN bit. Default value: 0.

(0: disable; 1: enable)

ADD_INC

serial interface (I2C or SPI)

(0: disable; 1: enable)

P1_EMPTY

Enable FIFO empty indication on INT1 pin. Default value 0.

(0: disable; 1: enable)

P1_WTM

FIFO watermark interrupt on INT1 pin. Default value 0.

(0: disable; 1: enable)

P1_OVERRUN

FIFO overrun interrupt on INT1 pin. Default value 0.

(0: disable; 1: enable)

P2_BOOT

Boot interrupt on INT2 pin. Default value 0.

(0: disable; 1: enable)

AN3393 датащи(PDF) 29 Page - STMicroelectronics

AN3393 датащи(HTML) 29 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL