AN3393 datasheet(25/103 Pages) STMICROELECTRONICS

25 / 103 page

DocID018750 Rev 4

25/103

AN3393

103

The vector filter is a 7th-order anti-symmetric FIR filter. The 8 taps have a 4x2 structure:

VFC_1, VFC_2, VFC_3, VFC_4 and -VFC_1, -VFC_2, -VFC_3, -VFC_4.

The vector filter can be enabled or disabled by the VFILT bit in the CTRL_REG3 register.

For more information about the vector filter refer to Section 5.3.3.

4.12

THRS3 (1Fh)

Common threshold for overrun detection. The value is always unsigned (ABS) regardless of

the ABS settings in the SETT1/SETT2 registers. So, the THRS3 value is symmetric to the

zero level.

When the acceleration of any axis exceeds the THRS3 limit, the state machines are reset

(PPx = RPx). The reset of the state machines is enabled through the THR3_xA bits in the

SETT1/SETT2 registers.

4.13

CTRL_REG4 (20h)

1Dh

VFC_3

Coefficient 3

00h

1Eh

VFC_4

Coefficient 4

00h

Table 19. VFC register description (continued)

Add

Mnemonic

Definition

Default

Table 20. THRS3 register description

Bit

Name

THRS3_7

THRS3_6

THRS3_5

THRS3_4

THRS3_3

THRS3_2

THRS3_1

THRS3_0

Default

00000000

Table 21. Control register 4 description

Bit

Name

ODR3

ODR2

ODR1

ODR0

BDU

ZEN

YEN

XEN

Default

00000111

Table 22. Description control register 4

ODR [3:0]

Data rate selection. Default value: 0h

(Other: refer to Table 23).

BDU

Block data update. Default value: 0

0: Continuous update

1: Output register not updated until MSB and LSB have been read.

For more information about BDU, refer to Section 2.1.3.

AN3393 датащи(PDF) 25 Page - STMicroelectronics

AN3393 датащи(HTML) 25 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL