IO20PDB0V0 datasheet(127/197 Pages) MICROSEMI

127 / 197 page

SmartFusion Customizable System-on-Chip (cSoC)

Re vi s i on 12

5 - 13

SPI_1_DO

Out

Data output. Second SPI.

Can also be used as an MSS GPIO (see "GPIO_x" on page 5-6).

SPI_1_SS

Out

Slave select (chip select). Second SPI.

Can also be used as an MSS GPIO (see "GPIO_x" on page 5-6).

Universal Asynchronous Receiver/Transmitter (UART) Peripherals

UART_0_RXD

Receive data. First UART.

Can also be used as an MSS GPIO (see "GPIO_x" on page 5-6).

UART_0_TXD

Out

Transmit data. First UART.

Can also be used as an MSS GPIO (see "GPIO_x" on page 5-6).

UART_1_RXD

Receive data. Second UART.

Can also be used as an MSS GPIO (see "GPIO_x" on page 5-6).

UART_1_TXD

Out

Transmit data. Second UART.

Can also be used as an MSS GPIO (see "GPIO_x" on page 5-6).

Ethernet MAC

MAC_CLK

Rise

Receive clock. 50 MHz ± 50 ppm clock source received from RMII PHY.

Can be left floating when unused.

MAC_CRSDV

High

Carrier sense/receive data valid for RMII PHY

Can also be used as an FPGA User IO (see "IO" on page 5-6).

MAC_MDC

Out

Rise

RMII management clock

Can also be used as an FPGA User IO (see "IO" on page 5-6).

MAC_MDIO

In/Out

RMII management data input/output

Can also be used as an FPGA User IO (see "IO" on page 5-6).

MAC_RXDx

Ethernet MAC receive data. Data recovered and decoded by PHY. The

RXD[0] signal is the least significant bit.

Can also be used as an FPGA User I/O (see "IO" on page 5-6).

MAC_RXER

HIGH

Ethernet MAC receive error. If MACRX_ER is asserted during reception,

the frame is received and status of the frame is updated with

MACRX_ER.

Can also be used as an FPGA user I/O (see "IO" on page 5-6).

MAC_TXDx

Out

Ethernet MAC transmit data. The TXD[0] signal is the least significant

bit.

Can also be used as an FPGA user I/O (see "IO" on page 5-6).

MAC_TXEN

Out

HIGH

Ethernet MAC transmit enable. When asserted, indicates valid data for

the PHY on the TXD port.

Can also be used as an FPGA User I/O (see "IO" on page 5-6).

Name

Type

Polarity/

Bus Size

Description

IO20PDB0V0 датащи(PDF) 127 Page - Microsemi Corporation

IO20PDB0V0 датащи(HTML) 127 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL