поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DAC5687IPZP датащи(PDF) 41 Page - Texas Instruments

Click here to check the latest version.
номер детали DAC5687IPZP
подробное описание детали  16-BIT, 500 MSPS 2?? INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

DAC5687IPZP датащи(HTML) 41 Page - Texas Instruments

Back Button DAC5687IPZP Datasheet HTML 37Page - Texas Instruments DAC5687IPZP Datasheet HTML 38Page - Texas Instruments DAC5687IPZP Datasheet HTML 39Page - Texas Instruments DAC5687IPZP Datasheet HTML 40Page - Texas Instruments DAC5687IPZP Datasheet HTML 41Page - Texas Instruments DAC5687IPZP Datasheet HTML 42Page - Texas Instruments DAC5687IPZP Datasheet HTML 43Page - Texas Instruments DAC5687IPZP Datasheet HTML 44Page - Texas Instruments DAC5687IPZP Datasheet HTML 45Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 79 page
background image
www.ti.com
CLK2
DA[15:0]
DB[15:0]
ts(DATA)
th(DATA)
A0
A1
A2
AN
AN+1
A3
B0
B1
B2
BN
BN+1
B3
PLLLOCK
td(PLLLOCK)
T0040-01
CLK2
DA[15:0]
DB[15:0]
ts(DATA)
th(DATA)
A0
A1
A2
AN
AN+1
A3
B0
B1
B2
BN
BN+1
B3
PLLLOCK
td(PLLLOCK)
T0040-02
DAC5687
SLWS164E – FEBRUARY 2005 – REVISED SEPTEMBER 2006
1. PLLVDD = 0 V and dual_clk = 0: EXTERNAL CLOCK MODE
In EXTERNAL CLOCK MODE, the user provides a clock signal at the DAC output sample rate through
CLK2/CLK2C. CLK1/CLK1C and the internal PLL are not used. The LPF and CLK1/CLK1C pins can be left
unconnected. The input data-rate clock and interpolation rate are selected by the bits interp(1:0) in register
CONFIG0 and is output through the PLLLOCK pin. The PLLLOCK clock can be used to drive the input data
source (such as digital upconverter) that sends the data to the DAC. Note that the PLLLOCK delay relative to the
input CLK2 rising edge (td(PLLLOCK) in Figure 43 and Figure 44) increases with increasing loads. The PLLLOCK
output driver is not capable of reaching full speed at lower IOVDD voltages. For example, at IOVDD = 1.8 V,
PLLLOCK output frequencies > 100 MHz are not recommended. The input data is latched on either the rising
(inv_plllock = 0) or falling edge (inv_plllock = 1) of PLLLOCK, which is sensed internally at the output pin.
Figure 43. Dual-Bus Mode Timing Diagram for External Clock Mode (PLLLOCK Rising Edge)
Figure 44. Dual-Bus Mode Timing Diagram for External Clock Mode (PLLLOCK Falling Edge)
2. PLLVDD = 3.3 V (dual_clk can be 0 or 1 and is ignored): PLL CLOCK MODE
In PLL CLOCK MODE, drive the DAC at the input sample rate (unless the data is multiplexed) through
CLK1/CLK1C. CLK2/CLK2C is not used. In this case, there is no phase ambiguity on the clock. The DAC
generates the higher-speed DAC sample-rate clock using an internal PLL/VCO. In PLL clock mode, the user
provides a differential external reference clock on CLK1/CLK1C.
Copyright © 2005–2006, Texas Instruments Incorporated
Submit Documentation Feedback
41
Product Folder Link(s): DAC5687



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com