| поискавой системы для электроныых деталей |
|
AM79C970A датащи(PDF) 141 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
AM79C970A датащи(HTML) 141 Page - Advanced Micro Devices |
|
141 / 219 page ![]() P R E L I M I N A R Y AMD 141 Am79C970A Table 30. BCR Registers Programmability RAP MNEMONIC Default Name User EEPROM 0 MSRDA 0005h Reserved No No 1 MSWRA 0005h Reserved No No 2 MC 0002h Miscellaneous Configuration Yes Yes 3 Reserved N/A Reserved No No 4 LNKST 00C0h Link Status LED Yes Yes 5 LED1 0084h LED1 Status Yes Yes 6 LED2 0088h LED2 Status Yes Yes 7 LED3 0090h LED3 Status Yes Yes 8 Reserved N/A Reserved No No 9 FDC 0000h Full-Duplex Control Yes Yes 10–15 Reserved N/A Reserved No No 16 IOBASEL N/A Reserved No No 17 IOBASEU N/A Reserved No No 18 BSBC 9001h Burst and Bus Control Yes Yes 19 EECAS 0002h EEPROM Control and Status Yes No 20 SWS 0000h Software Style Yes No 21 INTCON N/A Reserved No No 22 PCILAT FF06h PCI Latency Yes Yes BCR0: Master Mode Read Active Bit Name Description 31–16 RES Reserved locations. Written as ZEROs and read as undefined. 15–0 MSRDA Reserved locations. After H_RESET, the value in this register will be 0005h. The set- ting of this register has no effect on any PCnet-PCI II controller function. It is only included for software compatibility with other PCnet family devices. Read always. MSRDA is read only Write operations have no effect. BCR1: Master Mode Write Active Bit Name Description 31–16 RES Reserved locations. Written as ZEROs and read as undefined. 15–0 MSWRA Reserved locations. After H_RESET, the value in this reg- ister will be 0005h. The setting of this register has no effect on any PCnet-PCI II controller function. It is only included for software compatibility with other PCnet family devices. Read always. MSWRA is read only Write operations have no effect. BCR2: Miscellaneous Configuration Bit Name Description Note that bits 15–0 in this register are programmable through the external EEPROM. Reserved bits and read-only bits should be programmed to ZERO. 31–16 RES Reserved locations. Written as ZEROs and read as undefined. 15 RES Reserved location. Written as ZERO and read as undefined. 14 TMAULOOP When set, this bit allows external loopback packets to pass on to the network through the T-MAU interface, if the T-MAU interface has been selected. If the T-MAU interface has not been selected, then this bit has no effect. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |