AD9361BBCZ datasheet(19/36 Pages) AD

19 / 36 page

Data Sheet

AD9361

Rev. D | Page 19 of 36

Pin No.

Type1

Mnemonic

Description

J11

I/O

P1_D3/RX_D1_P

Digital Data Port P1/Receive Differential Output Bus. This is a dual function pin.

As P1_D3, it functions as part of the 12-bit bidirectional parallel CMOS level Data

Port 1. Alternatively, this pin (RX_D1_P) can function as part of the LVDS 6-bit RX

differential output bus with internal LVDS termination.

J12

I/O

P1_D1/RX_D0_P

Digital Data Port P1/Receive Differential Output Bus. This is a dual function pin.

As P1_D1, it functions as part of the 12-bit bidirectional parallel CMOS level Data

Port 1. Alternatively, this pin (RX_D0_P) can function as part of the LVDS 6-bit RX

differential output bus with internal LVDS termination.

K1, L1

RX1C_P, RX1C_N

Receive Channel 1 Differential Input C. Alternatively, each pin can be used as a

single-ended input. These inputs experience degraded performance above

3 GHz. Tie unused pins to ground.

VDDA1P3_TX_SYNTH

1.3 V Supply Input.

VDDA1P3_BB

1.3 V Supply Input.

RESETB

Asynchronous Reset. Logic low resets the device.

SPI_ENB

SPI Enable Input. Set this pin to logic low to enable the SPI bus.

I/O

P1_D8/RX_D4_N

Digital Data Port P1/Receive Differential Output Bus. This is a dual function pin.

As P1_D8, it functions as part of the 12-bit bidirectional parallel CMOS level Data

Port 1. Alternatively, this pin (RX_D4_N) can function as part of the LVDS 6-bit RX

differential output bus with internal LVDS termination.

I/O

P1_D6/RX_D3_N

Digital Data Port P1/Receive Differential Output Bus. This is a dual function pin.

As P1_D6, it functions as part of the 12-bit bidirectional parallel CMOS level Data

Port 1. Alternatively, this pin (RX_D3_N) can function as part of the LVDS 6-bit RX

differential output bus with internal LVDS termination.

I/O

P1_D4/RX_D2_N

Digital Data Port P1/Receive Differential Output Bus. This is a dual function pin.

As P1_D4, it functions as part of the 12-bit bidirectional parallel CMOS level Data

Port 1. Alternatively, this pin (RX_D2_N) can function as part of the LVDS 6-bit RX

differential output bus with internal LVDS termination.

K10

I/O

P1_D2/RX_D1_N

Digital Data Port P1/Receive Differential Output Bus. This is a dual function pin.

As P1_D2, it functions as part of the 12-bit bidirectional parallel CMOS level Data

Port 1. Alternatively, this pin (RX_D1_N) can function as part of the LVDS 6-bit RX

differential output bus with internal LVDS termination.

K11

I/O

P1_D0/RX_D0_N

Digital Data Port P1/Receive Differential Output Bus. This is a dual function pin.

As P1_D0, it functions as part of the 12-bit bidirectional parallel CMOS level Data

Port 1. Alternatively, this pin (RX_D0_N) can function as part of the LVDS 6-bit RX

differential output bus with internal LVDS termination.

RBIAS

Bias Input Reference. Connect this pin through a 14.3 kΩ (1% tolerance) resistor

to ground.

AUXADC

Auxiliary ADC Input. If this pin is unused, tie it to ground.

SPI_DO

SPI Serial Data Output in 4-Wire Mode, or High-Z in 3-Wire Mode.

M1, M2

RX1A_P, RX1A_N

Receive Channel 1 Differential Input A. Alternatively, each pin can be used as a

single-ended input. Tie unused pins to ground.

TX_MON1

Transmit Channel 1 Power Monitor Input. When this pin is unused, tie it to ground.

M7, M8

TX1A_P, TX1A_N

Transmit Channel 1 Differential Output A. Tie unused pins to 1.3 V.

M9, M10

TX1B_P, TX1B_N

Transmit Channel 1 Differential Output B. Tie unused pins to 1.3 V.

M11, M12

XTALP, XTALN

Reference Frequency Crystal Connections. When a crystal is used, connect it

between these two pins. When an external clock source is used, connect it to

XTALN and leave XTALP unconnected.

I is input, O is output, I/O is input/output, or NC is not connected.

AD9361BBCZ датащи(PDF) 19 Page - Analog Devices

AD9361BBCZ датащи(HTML) 19 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

датащи скачать

ссылки URL