AD9920ABBCZ datasheet(27/112 Pages) AD

27 / 112 page

AD9920A

Rev. B | Page 27 of 112

Length

(Bits)

Range

Description

HBLKSTARTA

0 to 8191 pixel location

HBLK Repeat Area Start Position A for HBLK Mode 1. Set to 8191 if not used.

HBLKSTARTB

0 to 8191 pixel location

HBLK Repeat Area Start Position B for HBLK Mode 1. Set to 8191 if not used.

HBLKSTARTC

0 to 8191 pixel location

HBLK Repeat Area Start Position C for HBLK Mode 1. Set to 8191 if not used.

HBLKALT_PAT0

0 to 5 even repeat area

HBLK Mode 1, Repeat Area 0 pattern for odd lines. Selected from previously

defined even line repeat areas.

HBLKALT_PAT1

0 to 5 even repeat area

HBLK Mode 1, Repeat Area 1 pattern for odd lines.

HBLKALT_PAT2

0 to 5 even repeat area

HBLK Mode 1, Repeat Area 2 pattern for odd lines.

HBLKALT_PAT3

0 to 5 even repeat area

HBLK Mode 1, Repeat Area 3 pattern for odd lines.

HBLKALT_PAT4

0 to 5 even repeat area

HBLK Mode 1, Repeat Area 4 pattern for odd lines.

HBLKALT_PAT5

0 to 5 even repeat area

HBLK Mode 1, Repeat Area 5 pattern for odd lines.

1 PIXEL

MASK LEVEL = HIGH

MASK LEVEL = LOW

BLANKING

PHASE 1

PHASE 3

PHASE 2

INTERNAL

DIGITAL

CLOCK

MASTER

BLANKING

SIGNAL

H1/H2

H5/H6

H7/H8

1 PIXEL

Figure 33. Example of Correct HBLK Behavior

HBLK Fine Retime Control

Figure 33 shows the desired HBLK behavior for all three phases

when the internal digital clock is located before the Phase 3 rising

edge. Figure 34 shows the effect of changing the internal clock

phase (changing SHDLOC) to a different location. This causes

incorrect blanking on Phase 1 and Phase 2.

An additional set of register bits is available for use during

3-phase HCLK mode to provide fine adjustment of each HCLK

phase during the HBLK interval. The fine retime bits (Address 0x35,

Bits[23:20]) allow for the adjustment of the correct number of

HCLK cycles during the HBLK interval.

Figure 35 shows how the fine retime bits for Phase 1 and Phase 2

are used to generate the correct blanking behavior, matching the

result shown in Figure 33.

Figure 33 through Figure 35 show the different settings that can

be used based on the location of the HBLK toggle positions, the

location of the internal digital clock, and the masking polarity

of the different HCLK phases. By using the fine retime bits, the

exact pulse behavior for each HCLK phase can be generated.

AD9920ABBCZ датащи(PDF) 27 Page - Analog Devices

AD9920ABBCZ датащи(HTML) 27 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL