поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC8349EVVALDB датащи(PDF) 18 Page - Freescale Semiconductor, Inc

номер детали MPC8349EVVALDB
подробное описание детали  Integrated Host Processor Hardware Specifications
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8349EVVALDB датащи(HTML) 18 Page - Freescale Semiconductor, Inc

Back Button MPC8349EVVALDB Datasheet HTML 14Page - Freescale Semiconductor, Inc MPC8349EVVALDB Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC8349EVVALDB Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC8349EVVALDB Datasheet HTML 17Page - Freescale Semiconductor, Inc MPC8349EVVALDB Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC8349EVVALDB Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC8349EVVALDB Datasheet HTML 20Page - Freescale Semiconductor, Inc MPC8349EVVALDB Datasheet HTML 21Page - Freescale Semiconductor, Inc MPC8349EVVALDB Datasheet HTML 22Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 87 page
background image
MPC8349EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 13
18
Freescale Semiconductor
DDR and DDR2 SDRAM
Table 19 provides the input AC timing specifications for the DDR SDRAM interface.
Figure 5 illustrates the DDR input timing diagram showing the tDISKEW timing parameter.
Figure 5. DDR Input Timing Diagram
Table 19. DDR and DDR2 SDRAM Input AC Timing Specifications
At recommended operating conditions with GVDD of (1.8 or 2.5 V) ± 5%.
Parameter
Symbol
Min
Max
Unit
Notes
Controller Skew for MDQS—MDQ/MECC/MDM
tCISKEW
ps
1, 2
400 MHz
–600
600
3
333 MHz
–750
750
266 MHz
–750
750
200 MHz
–750
750
Notes:
1. tCISKEW represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that
will be captured with MDQS[n]. This should be subtracted from the total timing budget.
2. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called tDISKEW. This can be
determined by the equation: tDISKEW = ± (T/4 – abs (tCISKEW)); where T is the clock period and abs (tCISKEW) is the absolute
value of tCISKEW.
3. This specification applies only to the DDR interface.
MCK[n]
MCK[n]
tMCK
MDQ[x]
MDQS[n]
tDISKEW
D1
D0
tDISKEW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com