| поискавой системы для электроныых деталей |
|
MPC8349EVVALDB датащи(PDF) 51 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8349EVVALDB датащи(HTML) 51 Page - Freescale Semiconductor, Inc |
|
51 / 87 page ![]() MPC8349EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 13 Freescale Semiconductor 51 IPIC 15.2 GPIO AC Timing Specifications Table 50 provides the GPIO input and output AC timing specifications. 16 IPIC This section describes the DC and AC electrical specifications for the external interrupt pins. 16.1 IPIC DC Electrical Characteristics Table 51 provides the DC electrical characteristics for the external interrupt pins. 16.2 IPIC AC Timing Specifications Table 52 provides the IPIC input and output AC timing specifications. Table 50. GPIO Input AC Timing Specifications1 Parameter Symbol2 Min Unit GPIO inputs—minimum pulse width tPIWID 20 ns Notes: 1. Input specifications are measured from the 50 percent level of the signal to the 50 percent level of the rising edge of CLKIN. Timings are measured at the pin. 2. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by external synchronous logic. GPIO inputs must be valid for at least tPIWID ns to ensure proper operation. Table 51. IPIC DC Electrical Characteristics1 Parameter Symbol Condition Min Max Unit Notes Input high voltage VIH —2.0 OVDD +0.3 V — Input low voltage VIL —–0.3 0.8 V — Input current IIN —— ±5 μA— Output low voltage VOL IOL = 8.0 mA — 0.5 V 2 Output low voltage VOL IOL = 3.2 mA — 0.4 V 2 Notes: 1. This table applies for pins IRQ[0:7], IRQ_OUT, and MCP_OUT. 2. IRQ_OUT and MCP_OUT are open-drain pins; thus VOH is not relevant for those pins. Table 52. IPIC Input AC Timing Specifications1 Parameter Symbol2 Min Unit IPIC inputs—minimum pulse width tPICWID 20 ns Notes: 1. Input specifications are measured at the 50 percent level of the IPIC input signals. Timings are measured at the pin. 2. IPIC inputs and outputs are asynchronous to any visible clock. IPIC outputs should be synchronized before use by external synchronous logic. IPIC inputs must be valid for at least tPICWID ns to ensure proper operation in edge triggered mode. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |