 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
AD9735BBC датащи(PDF) 56 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9735BBC датащи(HTML) 56 Page - Analog Devices |
|
|
56 / 72 page  AD9734/AD9735/AD9736 Rev. A | Page 56 of 72 POWER SUPPLY SEQUENCING The 1.8 V supplies should be enabled prior to enabling the 3.3 V supplies. Do not enable the 3.3 V supplies when the 1.8 V supplies are off. LVDS RX DATACLK_IN DATACLK_IN DOMAIN DACCLK DOMAIN DB<13:0> PATH A PATH B DATACLK_OUT D1A DAC_DATA DAC_OUTPUT D1 D2 D2A SD<3:0> SAMPLE DELAY DACCLK FF FF ÷ 2 CLK RX FF FF SD<3:0> SAMPLE DELAY DATA SAMPLING SIGNAL DAC SAMPLING SIGNAL COMMON SYSTEM CLOCK DELAYS THROUGH PATH A AND B WILL TRACK, THUS REDUCING TIMING UNCERTAINTY IN THE SYSTEM LVDS RX LVDS TX DAC CORE Figure 103. Simplified Internal Clock Routing |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
