поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LCMXO2-640ZE-3TG100C датащи(PDF) 24 Page - Lattice Semiconductor

номер детали LCMXO2-640ZE-3TG100C
подробное описание детали  MachXO2??Family Data Sheet
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  LATTICE [Lattice Semiconductor]
домашняя страница  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

LCMXO2-640ZE-3TG100C датащи(HTML) 24 Page - Lattice Semiconductor

Back Button LCMXO2-640ZE-3TG100C Datasheet HTML 20Page - Lattice Semiconductor LCMXO2-640ZE-3TG100C Datasheet HTML 21Page - Lattice Semiconductor LCMXO2-640ZE-3TG100C Datasheet HTML 22Page - Lattice Semiconductor LCMXO2-640ZE-3TG100C Datasheet HTML 23Page - Lattice Semiconductor LCMXO2-640ZE-3TG100C Datasheet HTML 24Page - Lattice Semiconductor LCMXO2-640ZE-3TG100C Datasheet HTML 25Page - Lattice Semiconductor LCMXO2-640ZE-3TG100C Datasheet HTML 26Page - Lattice Semiconductor LCMXO2-640ZE-3TG100C Datasheet HTML 27Page - Lattice Semiconductor LCMXO2-640ZE-3TG100C Datasheet HTML 28Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 106 page
background image
2-20
Architecture
MachXO2 Family Data Sheet
More information on the input gearbox is available in TN1203, Implementing High-Speed Interfaces with MachXO2
Devices.
Output Gearbox
Each PIC on the top edge has a built-in 8:1 output gearbox. Each of these output gearboxes may be programmed
as a 7:1 serializer or as one ODDRX4 (8:1) gearbox or as two ODDRX2 (4:1) gearboxes. Table 2-10 shows the
gearbox signals.
Table 2-10. Output Gearbox Signal List
The gearboxes have three stage pipeline registers. The first stage registers sample the low-speed input data on the
low-speed system clock. The second stage registers transfer data from the low-speed clock registers to the high-
speed clock registers. The third stage pipeline registers controlled by high-speed edge clock shift and mux the
high-speed data out to the sysIO buffer. Figure 2-17 shows the output gearbox block diagram.
Name
I/O Type
Description
Q
Output
High-speed data output
D[7:0]
Input
Low-speed data from device core
Video TX(7:1): D[6:0]
GDDRX4(8:1): D[7:0]
GDDRX2(4:1)(IOL-A): D[3:0]
GDDRX2(4:1)(IOL-C): D[7:4]
SCLK
Input
Slow-speed system clock
ECLK [1:0]
Input
High-speed edge clock
RST
Input
Reset



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com