LCMXO2-640ZE-3TG100C datasheet(22/106 Pages) LATTICE

22 / 106 page

2-18

Architecture

MachXO2 Family Data Sheet

Figure 2-15. MachXO2 Output Register Block Diagram (PIO on the Right Edges)

Tri-state Register Block

The tri-state register block registers tri-state control signals from the core of the device before they are passed to

the sysIO buffers. The block contains a register for SDR operation. In SDR, TD input feeds one of the flip-flops that

then feeds the output.

The tri-state register blocks on the right edge contain an additional register for DDR memory operation. In DDR

memory mode, the register TS input is fed into another register that is clocked using the DQSW90 signal. The out-

put of this register is used as a tri-state control.

Input Gearbox

Each PIC on the bottom edge has a built-in 1:8 input gearbox. Each of these input gearboxes may be programmed

as a 1:7 de-serializer or as one IDDRX4 (1:8) gearbox or as two IDDRX2 (1:4) gearboxes. Table 2-9 shows the

gearbox signals.

Table 2-9. Input Gearbox Signal List

Name

I/O Type

Description

Input

High-speed data input after programmable delay in PIO A

input register block

ALIGNWD

Input

Data alignment signal from device core

SCLK

Input

Slow-speed system clock

ECLK[1:0]

Input

High-speed edge clock

RST

Input

Reset

Q[7:0]

Output

Low-speed data to device core:

Video RX(1:7): Q[6:0]

GDDRX4(1:8): Q[7:0]

GDDRX2(1:4)(IOL-A): Q4, Q5, Q6, Q7

GDDRX2(1:4)(IOL-C): Q0, Q1, Q2, Q3

D Q

D/L Q

DQSW90

SCLK

D Q

D/L Q

Output Register Block

Tristate Register Block

LCMXO2-640ZE-3TG100C датащи(PDF) 22 Page - Lattice Semiconductor

LCMXO2-640ZE-3TG100C датащи(HTML) 22 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL