| поискавой системы для электроныых деталей |
|
ICS1532 датащи(PDF) 18 Page - Integrated Device Technology |
|
|
|||||||||||||||||||||||||||||
ICS1532 датащи(HTML) 18 Page - Integrated Device Technology |
|
18 / 36 page ![]() 110 MHZ TRIPLE 8-BIT ADC WITH CLOCK GENERATOR ICS1532 MDS 1532 G 18 Revision 060804 www.idt.com Chapter 5 DPA Operation Figure 5-1. DPA Offset (As Determined by Regs 04 and 05) Table 5-1. DPA Control Reg 05:1-0 1. Number of Delay Element Units (Decimal) 2. Reg 04:5-0 Max. Value (Hex) 3. Pixel Clock Range (MHz) Bit 1 Bit 0 0 0 16 0F 55 110 0 1 32 1F 27 110 1 0 Reserved Reserved 1 1 64 3F 14 64 HSYNC CLK Offset when DPA_OS [5-0] = 0 . . . . . . One unit of DPA Delay tLow One clock period tHigh CLK Offset when DPA_OS [5-0] = 1 CLK Offset when DPA_OS [5-0] = 2 CLK Offset when DPA_OS [5-0] = Max tHigh tHigh tHigh Fixed delay ≈ 2.5 ns 1 unit of DPA delay 2 units of DPA delay Maximum units of DPA delay |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |