поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADP1874ARQZ-0.3-R7 датащи(PDF) 23 Page - Analog Devices

номер детали ADP1874ARQZ-0.3-R7
подробное описание детали  Synchronous Buck Controller with Constant On-Time and Valley Current Mode
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

ADP1874ARQZ-0.3-R7 датащи(HTML) 23 Page - Analog Devices

Back Button ADP1874ARQZ-0.3-R7 Datasheet HTML 19Page - Analog Devices ADP1874ARQZ-0.3-R7 Datasheet HTML 20Page - Analog Devices ADP1874ARQZ-0.3-R7 Datasheet HTML 21Page - Analog Devices ADP1874ARQZ-0.3-R7 Datasheet HTML 22Page - Analog Devices ADP1874ARQZ-0.3-R7 Datasheet HTML 23Page - Analog Devices ADP1874ARQZ-0.3-R7 Datasheet HTML 24Page - Analog Devices ADP1874ARQZ-0.3-R7 Datasheet HTML 25Page - Analog Devices ADP1874ARQZ-0.3-R7 Datasheet HTML 26Page - Analog Devices ADP1874ARQZ-0.3-R7 Datasheet HTML 27Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 44 page
background image
ADP1874/ADP1875
Rev. 0 | Page 23 of 44
As soon as the forward current through the lower-side MOSFET
decreases to a level where
10 mV = IQ2 × RON(Q2)
the zero-cross comparator (or IREV comparator) emits a signal to
turn off the lower-side MOSFET. From this point, the slope of the
inductor current ramping down becomes steeper (see Figure 76)
as the body diode of the lower-side MOSFET begins to conduct
current and continues conducting current until the remaining
energy stored in the inductor has been depleted.
HS AND LS
IN IDLE MODE
10mV = RON × ILOAD
ZERO-CROSS COMPARATOR
DETECTS 10mV OFFSET AND
TURNS OFF LS
SW
LS
0A
ILOAD
tON
ANOTHER
tON EDGE IS
TRIGGERED WHEN VOUT
FALLS BELOW REGULATION
Figure 76. 10 mV Offset to Ensure Prevention of Negative Inductor Current
The system remains in idle mode until the output voltage drops
below regulation. A PWM pulse is then produced, turning on the
upper-side MOSFET to maintain system regulation. The ADP1875
does not have an internal clock, so it switches purely as a hysteretic
controller as described in this section.
TIMER OPERATION
The ADP1874/ADP1875 employ a constant on-time architecture,
which provides a variety of benefits, including improved load
and line transient response when compared with a constant
(fixed) frequency current-mode control loop of comparable
loop design. The constant on-time timer, or tON timer, senses
the high-side input voltage (VIN) and the output voltage (VOUT)
using SW waveform information to produce an adjustable one-
shot PWM pulse. The pulse varies the on-time of the upper-side
MOSFET in response to dynamic changes in input voltage,
output voltage, and load current conditions to maintain output
regulation. The timer generates an on-time (tON) pulse that is
inversely proportional to VIN.
IN
OUT
ON
V
V
K
t
×
=
where
K is a constant that is trimmed using an RC timer product
for the 300 kHz, 600 kHz, and 1.0 MHz frequency options.
C
R (TRIMMED)
VREG
tON
VIN
I
SW
INFORMATION
Figure 77. Constant On-Time Time
The constant on-time (tON) is not strictly constant because it
varies with VIN and VOUT. However, this variation occurs in such
a way as to keep the switching frequency virtually independent
of VIN and VOUT.
The tON timer uses a feedforward technique, which when applied
to the constant on-time control loop makes it a pseudo-fixed
frequency to a first-order approximation. Second-order effects,
such as dc losses in the external power MOSFETs (see the
Efficiency Consideration section), cause some variation in
frequency vs. load current and line voltage. These effects are
shown in Figure 23 to Figure 34. The variations in frequency
are much reduced compared with the variations generated if
the feedforward technique is not used.
The feedforward technique establishes the following relationship:
K
f
SW
1
=
where fSW is the controller switching frequency (300 kHz,
600 kHz, and 1.0 MHz).
The tON timer senses VIN and VOUT to minimize frequency variation
as previously explained. This provides pseudo-fixed frequency
as explained in the Pseudo-Fixed Frequency section. To allow
headroom for VIN and VOUT sensing, adhere to the following
equations:
VREG ≥ VIN/8 + 1.5
VREG ≥ VOUT/4
For typical applications where VREG is 5 V, these equations are not
relevant; however, care may be required for lower VREG/VIN
inputs.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com