поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADP1874ARQZ-0.3-R7 датащи(PDF) 20 Page - Analog Devices

номер детали ADP1874ARQZ-0.3-R7
подробное описание детали  Synchronous Buck Controller with Constant On-Time and Valley Current Mode
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

ADP1874ARQZ-0.3-R7 датащи(HTML) 20 Page - Analog Devices

Back Button ADP1874ARQZ-0.3-R7 Datasheet HTML 16Page - Analog Devices ADP1874ARQZ-0.3-R7 Datasheet HTML 17Page - Analog Devices ADP1874ARQZ-0.3-R7 Datasheet HTML 18Page - Analog Devices ADP1874ARQZ-0.3-R7 Datasheet HTML 19Page - Analog Devices ADP1874ARQZ-0.3-R7 Datasheet HTML 20Page - Analog Devices ADP1874ARQZ-0.3-R7 Datasheet HTML 21Page - Analog Devices ADP1874ARQZ-0.3-R7 Datasheet HTML 22Page - Analog Devices ADP1874ARQZ-0.3-R7 Datasheet HTML 23Page - Analog Devices ADP1874ARQZ-0.3-R7 Datasheet HTML 24Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 44 page
background image
ADP1874/ADP1875
Rev. 0 | Page 20 of 44
ON-BOARD LOW DROPOUT REGULATOR
The ADP1874/ADP1875 use an on-board LDO to bias the
internal digital and analog circuitry. Connect the VREG and
VREG_IN pins together for normal LDO operation for low
voltage internal block biasing (see Figure 67).
VREG_IN
REF
VREG
VIN
ON-BOARD REGULATOR
Figure 67. Connecting VREG and VREG_IN Together
With proper bypass capacitors connected to the VREG pin (output
of the internal LDO), this pin also provides power for the internal
MOSFET drivers. It is recommended to float VREG/VREG_IN
if VIN is used for greater than 5.5 V operation. The minimum
voltage where bias is guaranteed to operate is 2.75 V at VREG.
For applications where VIN is decoupled from VREG, the
minimum voltage at VIN must be 2.9 V. It is recommended to tie
VIN and VREG together if the VIN pin is subjected to a 2.75 V rail.
Table 5. Power Input and LDO Output Configurations
VIN
VREG/VREG_IN
Comments
>5.5 V
Float
Must use the LDO.
<5.5 V
Connect to VIN
LDO drop voltage is not
realized (that is, if VIN = 2.75 V,
then VREG = 2.75 V).
<5.5 V
Float
LDO drop is realized.
VIN Ranging
Above and
Below 5.5 V
Float
LDO drop is realized,
minimum VIN
recommendation is 2.95 V.
THERMAL SHUTDOWN
The thermal shutdown is a self-protection feature to prevent the
IC from damage due to a very high operating junction temperature.
If the junction temperature of the device exceeds 155°C, the part
enters the thermal shutdown state. In this state, the device shuts off
both the upper- and lower-side MOSFETs and disables the entire
controller immediately, thus reducing the power consumption of
the IC. The part resumes operation after the junction temperature
of the part cools to less than 140°C.
PROGRAMMING RESISTOR (RES) DETECT CIRCUIT
Upon startup, one of the first blocks to become active is the RES
detect circuit. This block powers up before soft start begins. It
forces a 0.4 V reference value at the RES pin (see Figure 68) and is
programmed to identify four possible resistor values: 47 kΩ, 22 kΩ,
open, and 100 kΩ.
The RES detect circuit digitizes the value of the resistor at the
RES pin (Pin 6). An internal ADC outputs a 2-bit digital code
that is used to program four separate gain configurations in the
current-sense amplifier (see Figure 69). Each configuration corre-
sponds to a current-sense gain (ACS) of 3 V/V, 6 V/V, 12 V/V, or
24 V/V, respectively (see Table 6 and Table 7). This variable is used
for the valley current-limit setting, which sets up the appropriate
current-sense gain for a given application and sets the compensation
necessary to achieve loop stability (see the Valley Current-Limit
Setting section and the Compensation Network section).
DRVH
DRVL
Q1
SW
Q2
RES
CS GAIN
PROGRAMMING
Figure 68. Programming Resistor Location
SW
PGND
CS GAIN
SET
CS
AMP
ADC
RES
0.4V
Figure 69. RES Detect Circuit for Current-Sense Gain Programming
Table 6. Current-Sense Gain Programming
Resistor
ACS
47 kΩ
3 V/V
22 kΩ
6 V/V
Open
12 V/V
100 kΩ
24 V/V
VALLEY CURRENT-LIMIT SETTING
The architecture of the ADP1874/ADP1875 is based on valley
current-mode control. The current limit is determined by three
components: the RON of the lower-side MOSFET, the current-
sense amplifier output voltage swing, and the current-sense gain.
The CS output voltage range is internally fixed at 1.4 V. The
current-sense gain is programmable via an external resistor at
the RES pin (see the Programming Resistor (RES) Detect Circuit
section). The RON of the lower-side MOSFET can vary over
temperature and usually has a positive TC (meaning that it
increases with temperature); therefore, it is recommended to
program the current-sense gain resistor based on the rated RON
of the MOSFET at 125°C.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com