поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMS320VC5504 датащи(PDF) 61 Page - Texas Instruments

номер детали TMS320VC5504
подробное описание детали  Fixed-Point Digital Signal Processor
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5504 датащи(HTML) 61 Page - Texas Instruments

Back Button TMS320VC5504 Datasheet HTML 57Page - Texas Instruments TMS320VC5504 Datasheet HTML 58Page - Texas Instruments TMS320VC5504 Datasheet HTML 59Page - Texas Instruments TMS320VC5504 Datasheet HTML 60Page - Texas Instruments TMS320VC5504 Datasheet HTML 61Page - Texas Instruments TMS320VC5504 Datasheet HTML 62Page - Texas Instruments TMS320VC5504 Datasheet HTML 63Page - Texas Instruments TMS320VC5504 Datasheet HTML 64Page - Texas Instruments TMS320VC5504 Datasheet HTML 65Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 128 page
background image
TMS320VC5504
Fixed-Point Digital Signal Processor
www.ti.com
SPRS609A – JUNE 2009 – REVISED JULY 2009
Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Temperature
(Unless Otherwise Noted) (continued)
PARAMETER
TEST CONDITIONS (1)
MIN
TYP
MAX
UNIT
Active, CVDD = 1.3 V, DSP clock = 100 MHz
Room Temp (25
°C), 75% DMAC + 25% ADD
0.22
mW/MHz
(typical sine wave data switching)
Active, CVDD = 1.05 V, DSP clock = 60 MHz
Room Temp (25
°C) , 75% DMAC + 25% ADD
0.15
mW/MHz
(typical data switching)
Active, CVDD = 1.3 V, DSP clock = 100 MHz
Room Temp (25
°C), 75% DMAC + 25% NOP
0.22
mW/MHz
(typical sine wave data switching)
Active, CVDD = 1.05 V, DSP clock = 60 MHz
Room Temp (25
°C) , 75% DMAC + 25% NOP
0.14
mW/MHz
(typical data switching)
Standby, CVDD = 1.3 V, Master clock disabled,
Room Temp (25
°C), DARAM and SARAM in active
0.44
mW
mode
Core (CVDD) supply current
Standby, CVDD = 1.05 V, Master clock disabled,
ICDD
Room Temp (25
°C), DARAM and SARAM in active
0.26
mW
mode
Standby, CVDD = 1.3 V, Master clock disabled,
Room Temp (25
°C), DARAM in retention and
0.40
mW
SARAM in active mode
Standby, CVDD = 1.05 V, Master clock disabled,
Room Temp (25
°C), DARAM in retention and
0.23
mW
SARAM in active mode
Standby, CVDD = 1.3 V, Master clock disabled,
Room Temp (25
°C), DARAM in active mode and
0.28
mW
SARAM in retention
Standby, CVDD = 1.05 V, Master clock disabled,
Room Temp (25
°C), DARAM in active mode and
0.15
mW
SARAM in retention
VDDA_PLL = 1.37 V
Analog PLL (VDDA_PLL) supply
Room Temp (25
°C), Phase detector = 170 kHz,
0.7
1.2
mA
current
VCO = 120 MHz
CI
Input capacitance
4
pF
Co
Output capacitance
4
pF
Submit Documentation Feedback
Device Operating Conditions
61



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com