SH7018 datasheet(29/431 Pages) RENESAS

29 / 431 page

2.1.3

System Registers

System registers consist of four 32-bit registers: high and low multiply and accumulate registers

(MACH and MACL), the procedure register (PR), and the program counter (PC). The multiply

and accumulate registers store the results of multiply and accumulate operations. The procedure

program addresses to control the flow of the processing. Figure 2.3 shows a system register.

MACL

MACH

Multiply and accumulate (MAC)

registers high and low (MACH,

MACL): Stores the results of

multiply and accumulate operations.

Procedure register (PR): Stores

a return address from a

subroutine procedure.

Program counter (PC): Indicates

the fourth byte (second instruction)

after the current instruction.

Figure 2.3 System Registers

2.1.4

Initial Values of Registers

Table 2.1 lists the values of the registers after reset.

Table 2.1

Initial Values of Registers

Classification

Initial Value

General registers

R0 to R14

Undefined

R15 (SP)

Value of the stack pointer in the vector address table

Control registers

Bits I3 to I0 are 1111 (H'F), reserved bits are 0, and

other bits are undefined

GBR

Undefined

VBR

H'00000000

System registers

MACH, MACL, PR

Undefined

Value of the program counter in the vector address table

SH7018 датащи(PDF) 29 Page - Renesas Technology Corp

SH7018 датащи(HTML) 29 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL