поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SH7018 датащи(PDF) 98 Page - Renesas Technology Corp

номер детали SH7018
подробное описание детали  SuperH??RISC engine
PDF  431 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7018 датащи(HTML) 98 Page - Renesas Technology Corp

Back Button SH7018 Datasheet HTML 94Page - Renesas Technology Corp SH7018 Datasheet HTML 95Page - Renesas Technology Corp SH7018 Datasheet HTML 96Page - Renesas Technology Corp SH7018 Datasheet HTML 97Page - Renesas Technology Corp SH7018 Datasheet HTML 98Page - Renesas Technology Corp SH7018 Datasheet HTML 99Page - Renesas Technology Corp SH7018 Datasheet HTML 100Page - Renesas Technology Corp SH7018 Datasheet HTML 101Page - Renesas Technology Corp SH7018 Datasheet HTML 102Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 431 page
background image
82
7.2.2
Bus Control Register 2 (BCR2)
BCR2 is a 16-bit read/write register that specifies the number of idle cycles and
CS signal assert
extension of each CS space.
BCR2 is initialized by power-on resets to H'FFFF.
Bit:
15
14
13
12
11
10
9
8
IW31
IW30
IW21
IW20
IW11
IW10
IW01
IW00
Initial value:
1
1
1
1
1
1
1
1
R/W:
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Bit:
7
6
5
4
3
2
1
0
CW3
CW2
CW1
CW0
SW3
SW2
SW1
SW0
Initial value:
1
1
1
1
1
1
1
1
R/W:
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
• Bits 15 to 8—Idles between Cycles (IW31, IW30, IW21, IW20, IW11, IW10, IW01, IW00):
These bits specify idle cycles inserted between consecutive accesses when the second one is to
a different CS area after a read. Idles are used to prevent data conflict between ROM (and
other memories, which are slow to turn the read data buffer off), fast memories, and I/O
interfaces. Even when access is to the same area, idle cycles must be inserted when a read
access is followed immediately by a write access. The idle cycles to be inserted comply with
the area specification of the previous access
. Refer to section 7.4, Waits between Access
Cycles, for details.
IW31 and IW30 specify the idle between cycles for the CS3 space; IW21 and IW20 specify the
idle between cycles for the CS2 space; IW11 and IW10 specify the idle between cycles for the
CS1 space, and IW01 and IW00 specify the idle between cycles for the CS0 space.
Bit 15 (IW31)
Bit 14 (IW30)
Description
0
0
No idle cycle after accessing CS3 space
1
Inserts one idle cycle after accessing CS3
space
1
0
Inserts two idle cycles after accessing CS3
space
1
Inserts three idle cycles after accessing CS3
space
(Initial value)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com