| поискавой системы для электроныых деталей |
|
M16C/29 датащи(PDF) 255 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M16C/29 датащи(HTML) 255 Page - Renesas Technology Corp |
|
255 / 499 page ![]() 15. A/D Converter p u o r G 9 2 / C 6 1 M page 231 8 5 4 f o 7 0 0 2 , 0 3 .r a M 2 1 . 1 . v e R 2 1 1 0 - 1 0 1 0 B 9 0 J E R Figure 15.9 ADCON0 to ADCON2 Registers in Repeat Mode A/D Control Register 0 (1) Symbol Address After Reset ADCON0 03D616 00000XXX2 b7 b6 b5 b4 b3 b2 b1 b0 Analog input pin select bit(2, 3) CH0 Bit Symbol Bit Name Function CH1 CH2 A/D operation mode select bit 0 (3) MD0 MD1 Trigger select bit 0: Software trigger 1: Hardware trigger (ADTRG trigger) TRG ADST A/D conversion start flag 0: A/D conversion disabled 1: A/D conversion started Frequency select bit 0 See Table 15.2 CKS0 RW RW RW RW RW RW RW RW RW A/D Control Register 1 (1) Symbol Address After Reset ADCON1 03D716 0016 Bit Name Function Bit Symbol b7 b6 b5 b4 b3 b2 b1 b0 A/D sweep pin select bit SCAN0 SCAN1 MD2 BITS 8/10-bit mode select bit 0: 8-bit mode 1: 10-bit mode VCUT A/D operation mode select bit 1 0: Other than repeat sweep mode 1 1: Vref connected Frequency select bit 1 CKS1 RW RW RW RW RW RW RW Invalid in repeat mode See Table 15.2 Nothing is assigned. If necessary, set to 0. When read, the content is 0 (b7-b6) NOTES: 1. If the ADCON1 register is rewritten during A/D conversion, the conversion result will be undefined. 2. If the VCUT bit is reset from 0 (Vref unconnected) to 1 (Vref connected), wait for 1 µs or more before starting A/D conversion. Vref connect bit (2) 0 A/D Control Register 2(1) Symbol Address After Reset ADCON2 03D416 0016 Bit Name Function Bit Symbol b7 b6 b5 b4 b3 b2 b1 b0 A/D conversion method select bit SMP Reserved bit Set to 0 TRG1 A/D input group select bit b2 b1 0 0: Select port P10 group 0 1: Select port P9 group 1 0: Select port P0 group 1 1: Select port P1/P9 group Set to 0 in one-shot mode Frequency select bit 2 CKS2 RW RW RW RW RW RW RW 0: Without sample and hold 1: With sample and hold See Table 15.2 Nothing is assigned. If necessary, set to 0. When read, the content is 0 (b7-b6) NOTE: 1. If the ADCON2 register is rewritten during A/D conversion, the conversion result will be undefined. Trigger select bit ADGSEL0 ADGSEL1 (b3) 10 00 b2 b1 b0 0 0 0: Select AN0 0 0 1: Select AN1 0 1 0: Select AN2 0 1 1: Select AN3 1 0 0: Select AN4 1 0 1: Select AN5 1 1 0: Select AN6 1 1 1: Select AN7 b4 b3 0 1: Repeat mode NOTES: 1. If the ADCON0 register is rewritten during A/D conversion, the conversion result will be undefined. 2. AN00 to AN07, AN20 to AN27, and AN30 to AN32 can be used in the same way as AN0 to AN7. Use bits ADGSEL1 and ADGSEL 0 in the ADCON2 register to select the desired pin. 3. After rewriting bits MD1 and MD0, set bits CH2 to CH0 over again using an another instruction. 01 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |