| поискавой системы для электроныых деталей |
|
M16C/29 датащи(PDF) 375 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M16C/29 датащи(HTML) 375 Page - Renesas Technology Corp |
|
375 / 499 page ![]() 20. Flash Memory Version p u o r G 9 2 / C 6 1 M page 351 8 5 4 f o 7 0 0 2 , 0 3 .r a M 2 1 . 1 . v e R 2 1 1 0 - 1 0 1 0 B 9 0 J E R 20.8 Status Register The status register indicates the operating status of the flash memory and whether or not erase or pro- gram operation is successfully completed. Bits FMR00, FMR06, and FMR07 in the FMR0 register indi- cate the status of the status register. Table 20.6 lists the status register. In EW mode 0, the status register can be read in the following cases: (1) Any even address in the user ROM area is read after writing the read status register command (2) Any even address in the user ROM area is read from when the program or block erase command is executed until when the read array command is executed. 20.8.1 Sequence Status (SR7 and FMR00 Bits ) The sequence status indicates the flash memory operating status. It is set to 0 (busy) while the auto- program and auto-erase operation is being executed and 1 (ready) as soon as these operations are completed. This bit indicates 0 (busy) in erase-suspend mode. 20.8.2 Erase Status (SR5 and FMR07 Bits) Refer to 20.8.4 Full Status Check. 20.8.3 Program Status (SR4 and FMR06 Bits) Refer to 20.8.4 Full Status Check. Table 20.6 Status Register • D7 to D0: Indicates the data bus which is read out when executing the read status register command. • The FMR07 bit (SR5) and FMR06 bit (SR4) are set to 0 by executing the clear status register command. • When the FMR07 bit (SR5) or FMR06 bit (SR4) is set to 1, the program and block erase command are not accepted. Bits in the SRD Register SR4 (D4) SR5 (D5) SR7 (D7) SR6 (D6) Status Name Contents SR1 (D1) SR2 (D2) SR3 (D3) SR0 (D0) Program status Erase status Sequence status Reserved Reserved Reserved Reserved 1 Ready Terminated by error Terminated by error - - - - - 0 Busy Completed normally Completed normally - - - - - Reserved Bits in the FMR0 Register FMR00 FMR07 FMR06 Value After Reset 1 0 0 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |