поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

OR4 датащи(PDF) 44 Page - Lattice Semiconductor

номер детали OR4
подробное описание детали  ORCASeries 4 FPGAs
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  LATTICE [Lattice Semiconductor]
домашняя страница  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

OR4 датащи(HTML) 44 Page - Lattice Semiconductor

Back Button OR4 Datasheet HTML 40Page - Lattice Semiconductor OR4 Datasheet HTML 41Page - Lattice Semiconductor OR4 Datasheet HTML 42Page - Lattice Semiconductor OR4 Datasheet HTML 43Page - Lattice Semiconductor OR4 Datasheet HTML 44Page - Lattice Semiconductor OR4 Datasheet HTML 45Page - Lattice Semiconductor OR4 Datasheet HTML 46Page - Lattice Semiconductor OR4 Datasheet HTML 47Page - Lattice Semiconductor OR4 Datasheet HTML 48Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 152 page
background image
44
Lattice Semiconductor
Data Sheet
May, 2006
ORCA Series 4 FPGAs
Special Function Blocks (continued)
5-5768(F).b
Figure 27. ORCA Series Boundary-Scan Circuitry Functional Diagram
TAP
CONTROLLER
TMS
TCK
BOUNDARY-SCAN REGISTER
ISC READ/WRITE REGISTERS
BYPASS AND ISC_DEFAULT REGISTER
DATA
MUX
INSTRUCTION DECODER
INSTRUCTION REGISTER
M
U
X
RESET
CLOCK IR
SHIFT-IR
UPDATE-IR
PUR
TDO
SELECT
ENABLE
RESET
CLOCK DR
SHIFT-DR
UPDATE-DR
TDI
DATA REGISTERS
PSR1,PSR2,PSR3 REGISTERS (PLCs)
CONFIGURATION REGISTER
(RAM_R, RAM_W)
PRGM
I/O BUFFERS
VDD
VDD
VDD
VDD
IDCODE/USER CODE REGISTER
ORCA Series TAP Controller (TAPC)
The ORCA Series TAP controller (TAPC) is a 1149
compatible test access port controller. The 16 JTAG
state assignments from the IEEE 1149 specification
are used. The TAPC is controlled by TCK and TMS. The
TAPC states are used for loading the IR to allow three
basic functions in testing: providing test stimuli
(Update-DR), test execution (Run-Test/Idle), and
obtaining test responses (Capture-DR). The TAPC
allows the test host to shift in and out both instructions
and test data/results. The inputs and outputs of the
TAPC are provided in the table below. The outputs are
primarily the control signals to the instruction register
and the data register.
Table 20. TAP Controller Input/Outputs
Symbol
I/O
Function
TMS
I
Test Mode Select
TCK
I
Test Clock
PUR
I
Powerup Reset
PRGM
 
I
BSCAN Reset
TRESET
O Test Logic Reset
Select
O Select IR (High); Select-DR (Low)
Enable
O Test Data Out Enable
Capture-DR
O Capture/Parallel Load-DR
Capture-IR
O Capture/Parallel Load-IR
Shift-DR
O Shift Data Register
Shift-IR
O Shift Instruction Register
Update-DR
O Update/Parallel Load-DR
Update-IR
O Update/Parallel Load-IR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com