 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
STLC1502 датащи(PDF) 39 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STLC1502 датащи(HTML) 39 Page - STMicroelectronics |
|
|
39 / 81 page  39/81 STLC1502 Figure 12: IRQ control block 7.4.3 Interrupt register map [0x0C100000] The base address of the timer register is 0x0C100000 The offset of any particular register from the base address is the following. Address Register Name R/W Notes Int.Base + 0x00 IRQStatus R For every IRQ interrupt cause, a ‘1’ means an active pending interrupt that has to be served by the ARM Int Base+ 0x04 IRQRawStatus R For every IRQ interrupt source, a ‘1’ means an active pending interrupt “before” the mask (w/ o considering the mask) Int.Base + 0x08 IRQEnableSet R/W For every IRQ interrupt source, a ‘0’ means that even if an interrupt source is active, it has to be stopped (masked). The write operation of 1 to a given bit, enable the corresponding interrupt INTERRUPT_MASK Enable nIRQ Other Interrupt Bit Slices IRQRawStatus IRQStatus Interrupt Source Interrupt Pending |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
