поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MK50H27PLCC датащи(PDF) 22 Page - STMicroelectronics

номер детали MK50H27PLCC
подробное описание детали  Signalling System 7 Link Controller
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

MK50H27PLCC датащи(HTML) 22 Page - STMicroelectronics

Back Button MK50H27PLCC Datasheet HTML 18Page - STMicroelectronics MK50H27PLCC Datasheet HTML 19Page - STMicroelectronics MK50H27PLCC Datasheet HTML 20Page - STMicroelectronics MK50H27PLCC Datasheet HTML 21Page - STMicroelectronics MK50H27PLCC Datasheet HTML 22Page - STMicroelectronics MK50H27PLCC Datasheet HTML 23Page - STMicroelectronics MK50H27PLCC Datasheet HTML 24Page - STMicroelectronics MK50H27PLCC Datasheet HTML 25Page - STMicroelectronics MK50H27PLCC Datasheet HTML 26Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 56 page
background image
”Non-data DMA transfers refers to any DMA transfers that access
memory other than the data buffers themselves. This includes the
Initialization
Block, Descriptors, and Status Buffer. It has no effect
on data DMA transfers. BSWPC allows the MK50H27 to operate with
memory organizations that have bits 07:00 at even addresses and
with bits 15:08 at
odd
addressses
or
vice versa.
BSWPC is
Read/Write and cleared by BUS RESET.
With BSWPC = 1:
Address
Address
This memory organization is used with the 8086 family of microproces-
sors.
With BSWPC = 0:
Address
Address
This memory organization is used with the 68000
and
the Z8000
microprocessors.
04:03
BURST
This field determines the maximum number of data transfers
performed each time control of the host bus is obtained. BURST
is READ/WRITE and cleared on bus Reset.
* Suggested setting
02
BSWPD
This bit determines the byte ordering of all data DMA transfers.
Data transfers are those to or from a data buffer. BSWPD has no ef-
fect on non-data transfers. The effect of BSWPD on data transfers is
the same
as
that
of
BSWPC on non-data transfers
(see
above).
For most applications, including most 68000 based sys-
tems, this bit should be set.
01
ACON
ALE CONTROL defines the assertive state of pin 18 when the
MK50H27 is a Bus Master. ACON is READ/ WRITE and cleared by
Bus RESET.
00
BCON
BYTE CONTROL redefines the Byte Mask and Hold I/O pins.
BCON is READ/WRITE and cleared by Bus RESET.
BURST <1:0>
8 bit mode
16 bit mode
00
2 bytes
1 words
10*
16 bytes
8 words
01
unlimited
unlimited
8
...
15
XX0
XX1
0
. . .
7
8. . .
15
XX1
XX1
0
. . .
7
ACON
PIN18
NAME
0
ASSERTED HIGH
ALE
1
ASSERTED LOW
AS
BCON
PIN16
PIN15
PIN17
0
BM1
BM0
HOLD
1
BUSAKO
BYTE
BUSRQ
MK50H27
22/56



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com