поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADS9217 датащи(PDF) 28 Page - Texas Instruments

номер детали ADS9217
подробное описание детали  ADS911x 18-Bit, 20MSPS SAR ADC With Fully Differential ADC Input Driver
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI2 [Texas Instruments]
домашняя страница  https://www.ti.com
Logo TI2 - Texas Instruments

ADS9217 датащи(HTML) 28 Page - Texas Instruments

Back Button ADS9217 Datasheet HTML 24Page - Texas Instruments ADS9217 Datasheet HTML 25Page - Texas Instruments ADS9217 Datasheet HTML 26Page - Texas Instruments ADS9217 Datasheet HTML 27Page - Texas Instruments ADS9217 Datasheet HTML 28Page - Texas Instruments ADS9217 Datasheet HTML 29Page - Texas Instruments ADS9217 Datasheet HTML 30Page - Texas Instruments ADS9217 Datasheet HTML 31Page - Texas Instruments ADS9217 Datasheet HTML 32Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 68 page
background image
7.3.9 ADC Sampling Clock Input
Use a low-jitter external clock with a high slew rate to maximize SNR performance. Operate the ADS911x with
a differential or single-ended clock input. Clock amplitude impacts the ADC aperture jitter and, consequently,
SNR. For maximum SNR performance, provide a clock signal with fast slew rates that maximizes swing between
VDD_1V8 and GND levels.
Make sure the sampling clock is a free-running continuous clock. The ADC generates a valid output data, data
clock, and frame clock tPU_SMPL_CLK, as specified in the Switching Characteristics after a free-running sampling
clock is applied. When the sampling clock is stopped, the ADC is in power-down and the output data, data clock,
and frame clock are invalid.
Figure 7-11 shows a diagram of the differential sampling clock input. For this configuration, connect the
differential sampling clock input to the SMPL_CLKP and SMPL_CLKM pins. Figure 7-12 shows a diagram
of the single-ended sampling clock input. In this configuration, connect the single-ended sampling clock to
SMPL_CLKP and connect SMPL_CLKM to ground.
5.4 k
5.4 k
+
Bias
SMPL_CLKP
SMPL_CLKM
Differential
sampling clock
Figure 7-11. AC-Coupled Differential Sampling
Clock
SMPL_CLKP
SMPL_CLKM
GND
0V
VDD_1V8
ADS92XX
Figure 7-12. Single-Ended Sampling Clock
Figure 6-6 shows the latency from analog input sampling instant to corresponding data MSB output marked by
the FCLK rising edge. The equations for data output latency depend on the output data frame width and are
given in Table 7-10.
Table 7-10. Data Output Latency
DEVICE
24-BIT DATA FRAME
20-BIT DATA FRAME
ADS9119
2 × tSMPL_CLK + tLAT
Not supported
ADS9118
1.83 × tSMPL_CLK + tLAT
Not supported
ADS9117
1.83 × tSMPL_CLK + tLAT
2 × tSMPL_CLK + tLAT
1. For tLAT, see the Switching Characteristics table.
ADS9117, ADS9118, ADS9119
SLVSIN3 – MAY 2025
www.ti.com
28
Submit Document Feedback
Copyright © 2025 Texas Instruments Incorporated
Product Folder Links: ADS9117 ADS9118 ADS9119



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com