| поискавой системы для электроныых деталей |
|
LP5562 датащи(PDF) 28 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LP5562 датащи(HTML) 28 Page - Texas Instruments |
|
28 / 52 page ![]() start MSB Chip id LSB w ack MSB Register Addr LSB ack MSB Data LSB ack stop ack from slave ack from slave ack from slave SCL SDA start id = 011 0000b w ack address = 02H ack ack address 02H data stop SVA-30197414 28 LP5562 SNVS820B – APRIL 2013 – REVISED DECEMBER 2016 www.ti.com Product Folder Links: LP5562 Submit Documentation Feedback Copyright © 2013–2016, Texas Instruments Incorporated • Slave sends acknowledge signal. • If master will send further data bytes the control register address will be incremented by one after acknowledge signal. • Write cycle ends when the master creates stop condition. 7.5.2.7 Control Register Read Cycle • Master device generates a start condition. • Master device sends slave address (7 bits) and the data direction bit (r/w = 0). • Slave device sends acknowledge signal if the slave address is correct. • Master sends control register address (8 bits). • Slave sends acknowledge signal. • Master device generates repeated start condition. • Master sends the slave address (7 bits) and the data direction bit (r/w = 1). • Slave sends acknowledge signal if the slave address is correct. • Slave sends data byte from addressed register. • If the master device sends acknowledge signal, the control register address will be incremented by one. Slave device sends data byte from addressed register. • Read cycle ends when the master does not generate acknowledge signal after data byte and generates stop condition. (1) <>Data from master [] Data from slave Table 25. I2C Data Read/Write Flow(1) ADDRESS MODE Data Read <Start Condition> <Slave Address><r/w = 0>[Ack] <Register Addr.>[Ack] <Repeated Start Condition> <Slave Address><r/w = 1>[Ack] [Register Data]<Ack or NAck> ... additional reads from subsequent register address possible <Stop Condition> Data Write <Start Condition> <Slave Address><r/w='0'>[Ack] <Register Addr.>[Ack] <Register Data>[Ack] ... additional writes to subsequent register address possible <Stop Condition> 7.5.2.8 Register Read/Write Format Figure 24. Register Write Format |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |