поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMP86FS28DFG датащи(PDF) 189 Page - Toshiba Semiconductor

номер детали TMP86FS28DFG
подробное описание детали  8 Bit Microcontroller
PDF  272 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TOSHIBA [Toshiba Semiconductor]
домашняя страница  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP86FS28DFG датащи(HTML) 189 Page - Toshiba Semiconductor

Back Button TMP86FS28DFG Datasheet HTML 185Page - Toshiba Semiconductor TMP86FS28DFG Datasheet HTML 186Page - Toshiba Semiconductor TMP86FS28DFG Datasheet HTML 187Page - Toshiba Semiconductor TMP86FS28DFG Datasheet HTML 188Page - Toshiba Semiconductor TMP86FS28DFG Datasheet HTML 189Page - Toshiba Semiconductor TMP86FS28DFG Datasheet HTML 190Page - Toshiba Semiconductor TMP86FS28DFG Datasheet HTML 191Page - Toshiba Semiconductor TMP86FS28DFG Datasheet HTML 192Page - Toshiba Semiconductor TMP86FS28DFG Datasheet HTML 193Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 189 / 272 page
background image
Page 177
TMP86FS28DFG
13.9 Status Flag
13.9.1 Parity Error
When parity determined using the receive data bits differs from the received parity bit, the parity error flag
UART0SR<PERR> is set to “1”. The UART0SR<PERR> is cleared to “0” when the RD0BUF is read after
reading the UART0SR.
Figure 13-5 Generation of Parity Error
13.9.2 Framing Error
When “0” is sampled as the stop bit in the receive data, framing error flag UART0SR<FERR> is set to “1”.
The UART0SR<FERR> is cleared to “0” when the RD0BUF is read after reading the UART0SR.
Figure 13-6 Generation of Framing Error
13.9.3 Overrun Error
When all bits in the next data are received while unread data are still in RD0BUF, overrun error flag
UART0SR<OERR> is set to “1”. In this case, the receive data is discarded; data in RD0BUF are not affected.
The UART0SR<OERR> is cleared to “0” when the RD0BUF is read after reading the UART0SR.
Parity
Stop
Shift register
pxxxx0*
1pxxxx0
xxxx0**
RXD0 pin
UART0SR<PERR>
INTRXD0 interrupt
After reading UART0SR then
RD0BUF clears PERR.
Final bit
Stop
Shift register
xxxx0*
0xxxx0
xxx0**
RXD0 pin
UART0SR<FERR>
INTRXD0 interrupt
After reading UART0SR then
RD0BUF clears FERR.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com