TMP86FS28DFG datasheet(188/272 Pages) TOSHIBA

188 / 272 page

Page 176

13. Asynchronous Serial interface (UART0 )

13.6 STOP Bit Length

TMP86FS28DFG

13.6 STOP Bit Length

Select a transmit stop bit length (1 bit or 2 bits) by UART0CR1<STBT>.

13.7 Parity

Set parity / no parity by UART0CR1<PE> and set parity type (Odd- or Even-numbered) by

UART0CR1<EVEN>.

13.8 Transmit/Receive Operation

13.8.1 Data Transmit Operation

Set UART0CR1<TXE> to “1”. Read UART0SR to check UART0SR<TBEP> = “1”, then write data in

TD0BUF (Transmit data buffer). Writing data in TD0BUF zero-clears UART0SR<TBEP>, transfers the data

to the transmit shift register and the data are sequentially output from the TXD0 pin. The data output include a

one-bit start bit, stop bits whose number is specified in UART0CR1<STBT> and a parity bit if parity addition

is specified. Select the data transfer baud rate using UART0CR1<BRG>. When data transmit starts, transmit

buffer empty flag UART0SR<TBEP> is set to “1” and an INTTXD0 interrupt is generated.

While UART0CR1<TXE> = “0” and from when “1” is written to UART0CR1<TXE> to when send data are

written to TD0BUF, the TXD0 pin is fixed at high level.

When transmitting data, first read UART0SR, then write data in TD0BUF. Otherwise, UART0SR<TBEP> is

not zero-cleared and transmit does not start.

13.8.2 Data Receive Operation

Set UART0CR1<RXE> to “1”. When data are received via the RXD0 pin, the receive data are transferred to

RD0BUF (Receive data buffer). At this time, the data transmitted includes a start bit and stop bit(s) and a parity

bit if parity addition is specified. When stop bit(s) are received, data only are extracted and transferred to

RD0BUF (Receive data buffer). Then the receive buffer full flag UART0SR<RBFL> is set and an INTRXD0

interrupt is generated. Select the data transfer baud rate using UART0CR1<BRG>.

If an overrun error (OERR) occurs when data are received, the data are not transferred to RD0BUF (Receive

data buffer) but discarded; data in the RD0BUF are not affected.

Note:When a receive operation is disabled by setting UART0CR1<RXE> bit to “0”, the setting becomes valid when

data receive is completed. However, if a framing error occurs in data receive, the receive-disabling setting

may not become valid. If a framing error occurs, be sure to perform a re-receive operation.

TMP86FS28DFG датащи(PDF) 188 Page - Toshiba Semiconductor