поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DSP56321 датащи(PDF) 15 Page - Freescale Semiconductor, Inc

номер детали DSP56321
подробное описание детали  24-Bit Digital Signal Processor
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56321 датащи(HTML) 15 Page - Freescale Semiconductor, Inc

Back Button DSP56321 Datasheet HTML 11Page - Freescale Semiconductor, Inc DSP56321 Datasheet HTML 12Page - Freescale Semiconductor, Inc DSP56321 Datasheet HTML 13Page - Freescale Semiconductor, Inc DSP56321 Datasheet HTML 14Page - Freescale Semiconductor, Inc DSP56321 Datasheet HTML 15Page - Freescale Semiconductor, Inc DSP56321 Datasheet HTML 16Page - Freescale Semiconductor, Inc DSP56321 Datasheet HTML 17Page - Freescale Semiconductor, Inc DSP56321 Datasheet HTML 18Page - Freescale Semiconductor, Inc DSP56321 Datasheet HTML 19Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 84 page
background image
Host Interface (HI08)
DSP56321 Technical Data, Rev. 11
Freescale Semiconductor
1-9
HDS/HDS
HWR/HWR
PB12
Input
Input
Input or Output
Ignored Input
Host Data Strobe—When the HI08 is programmed to interface with a single-
data-strobe host bus and the HI function is selected, this signal is the host data
strobe (HDS) Schmitt-trigger input. The polarity of the data strobe is
programmable but is configured as active-low (HDS) following reset.
Host Write Data—When the HI08 is programmed to interface with a double-
data-strobe host bus and the HI function is selected, this signal is the host write
data strobe (HWR) Schmitt-trigger input. The polarity of the data strobe is
programmable but is configured as active-low (HWR) following reset.
Port B 12—When the HI08 is configured as GPIO through the HI08 Port Control
Register, this signal is individually programmed as an input or output through the
HI08 Data Direction Register.
HREQ/HREQ
HTRQ/HTRQ
PB14
Output
Output
Input or Output
Ignored Input
Host Request—When the HI08 is programmed to interface with a single host
request host bus and the HI function is selected, this signal is the host request
(HREQ) output. The polarity of the host request is programmable but is
configured as active-low (HREQ) following reset. The host request may be
programmed as a driven or open-drain output.
Transmit Host Request—When the HI08 is programmed to interface with a
double host request host bus and the HI function is selected, this signal is the
transmit host request (HTRQ) output. The polarity of the host request is
programmable but is configured as active-low (HTRQ) following reset. The host
request may be programmed as a driven or open-drain output.
Port B 14—When the HI08 is configured as GPIO through the HI08 Port Control
Register, this signal is individually programmed as an input or output through the
HI08 Data Direction Register.
HACK/HACK
HRRQ/HRRQ
PB15
Input
Output
Input or Output
Ignored Input
Host Acknowledge—When the HI08 is programmed to interface with a single
host request host bus and the HI function is selected, this signal is the host
acknowledge (HACK) Schmitt-trigger input. The polarity of the host
acknowledge is programmable but is configured as active-low (HACK) after
reset.
Receive Host Request—When the HI08 is programmed to interface with a
double host request host bus and the HI function is selected, this signal is the
receive host request (HRRQ) output. The polarity of the host request is
programmable but is configured as active-low (HRRQ) after reset. The host
request may be programmed as a driven or open-drain output.
Port B 15—When the HI08 is configured as GPIO through the HI08 Port Control
Register, this signal is individually programmed as an input or output through the
HI08 Data Direction Register.
Notes:
1.
In the Stop state, the signal maintains the last state as follows:
• If the last state is input, the signal is an ignored input.
• If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated.
2.
The Wait processing state does not affect the signal state.
Table 1-10.
Host Interface (Continued)
Signal Name
Type
State During
Reset1,2
Signal Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com