поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

FS6500 датащи(PDF) 42 Page - NXP Semiconductors

номер детали FS6500
подробное описание детали  Safety power system basis chip with CAN FD and LIN transceivers
PDF  153 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

FS6500 датащи(HTML) 42 Page - NXP Semiconductors

Back Button FS6500 Datasheet HTML 38Page - NXP Semiconductors FS6500 Datasheet HTML 39Page - NXP Semiconductors FS6500 Datasheet HTML 40Page - NXP Semiconductors FS6500 Datasheet HTML 41Page - NXP Semiconductors FS6500 Datasheet HTML 42Page - NXP Semiconductors FS6500 Datasheet HTML 43Page - NXP Semiconductors FS6500 Datasheet HTML 44Page - NXP Semiconductors FS6500 Datasheet HTML 45Page - NXP Semiconductors FS6500 Datasheet HTML 46Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 153 page
background image
NXP Semiconductors
FS6500-FS4500-ASILD
Safety power system basis chip with CAN FD and LIN transceivers
12.5.2 Watchdog operation
A windowed watchdog is implemented in the FS6500/FS4500 and is based on the "question/answer" principle
(challenger). The watchdog must be continuously triggered by the MCU in the open watchdog window,
otherwise an error is generated. The error handling and watchdog operations are managed by the fail-safe state
machine. For debugging purpose, this functionality can be inhibited by setting the right voltage on the DEBUG
pin at start-up.
The watchdog window duration is selectable through the SPI during the INIT_FS phase or in normal mode. The
following values are available: 1.0 ms, 2.0 ms, 3.0 ms, 4.0 ms, 6.0 ms, 8.0 ms, 12 ms, 16.0 ms, 24 ms, 32 ms,
64 ms, 128 ms, 256 ms, 512 ms, and 1024 ms. The watchdog can also be inhibited through the SPI register in
INIT_FS phase to allow "reprogramming" (i.e. at vehicle level thru CAN).
An 8-bit pseudo-random word is generated by implementing a linear feedback shift register in the FS6500/
FS4500. The MCU can send the seed of the LFSR or use the LFSR generated by the FS6500/FS4500 during
the INIT phase and performs a pre-defined calculation. The result is sent through the SPI during the "open"
watchdog window and verified by the FS6500/FS4500. When the result is right, a new LFSR is generated and
the watchdog window is restarted. When the result is wrong, the WD error counter is incremented, the watchdog
window is restarted, an INTB is generated, and the LFSR value is not changed. Any access to the WD register
during the "closed" watchdog window is considered a wrong WD refresh.
12.5.2.1 Normal operation (first watchdog refresh)
At power up, when the RSTB is released as high (after around 16.5 ms), the INIT phase starts for a maximum
duration of 256 ms, and this is considered as a fully open watchdog window. During this initialization phase the
MCU sends the seed for the LFSR, or uses the default LFSR value generated by the FS6500/FS4500 (0xB2),
available in the WD_LFSR register (Table 90). Using this LFSR, the MCU performs a simple calculation based
on this formula. As an example, the result of this calculation based on LFSR default value (0xB2) is 0x4D.
aaa-037747
LFSR_OUT[7:0]
4
4
4
6
WD_answer[7:0]
X
NOT
/
+
-
Figure 18. Watchdog answer calculation
The MCU sends the results in the WD_ANSWER register (Table 92). When the watchdog is properly refreshed
during the open window, the 256 ms open window is stopped and the initialization phase is finished. A new
LFSR is generated and available in the WD_LFSR register (Table 90). If the watchdog refresh is wrong or if
the watchdog is not refreshed during this 256 ms open window (INIT_FS phase), the device asserts the RSTB,
FS0B, and the fault error counter is incremented by '1'.
After a good watchdog refresh, the device enters the Normal WD refresh mode, where open and closed
windows are defined either by the configuration made during initialization phase in the WD_WINDOW register
(Table 88), or by the default value already present in this register (3.0 ms).
12.5.2.2 Normal watchdog refresh
The watchdog must be refreshed during every open window of the window period configured in the register
WD_ANSWER. Any WD refresh restarts the window. This ensures the synchronization between MCU and
FS6500/FS4500.
The duration of the 'window' is selectable through the SPI with no access restriction, meaning the window
duration can be changed in the INIT phase or normal mode. Doing the change in normal operation allows the
system integrator to configure the watchdog window duration on the fly:
FS6500-FS4500-ASILD
All information provided in this document is subject to legal disclaimers.
© 2024 NXP B.V. All rights reserved.
Product data sheet
Rev. 8 — 5 August 2024
Document feedback
42 / 153



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com