поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9957/PCBZ датащи(PDF) 54 Page - Analog Devices

номер детали AD9957/PCBZ
подробное описание детали  1 GSPS Quadrature Digital Upconverter with 18-Bit IQ Data Path and 14-Bit DAC
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9957/PCBZ датащи(HTML) 54 Page - Analog Devices

Back Button AD9957/PCBZ Datasheet HTML 50Page - Analog Devices AD9957/PCBZ Datasheet HTML 51Page - Analog Devices AD9957/PCBZ Datasheet HTML 52Page - Analog Devices AD9957/PCBZ Datasheet HTML 53Page - Analog Devices AD9957/PCBZ Datasheet HTML 54Page - Analog Devices AD9957/PCBZ Datasheet HTML 55Page - Analog Devices AD9957/PCBZ Datasheet HTML 56Page - Analog Devices AD9957/PCBZ Datasheet HTML 57Page - Analog Devices AD9957/PCBZ Datasheet HTML 58Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 60 page
background image
AD9957
Rev. 0 | Page 54 of 60
Multichip Sync Register
Address 0x0A, four bytes are assigned to this register.
Table 26. Bit Descriptions for the Multichip Sync Register
Bit(s)
Mnemonic
Description
31:28
Sync Validation
Delay
Default is 0000b. This 4-bit number sets the timing skew (in ~150 ps increments) between SYSCLK and the
delayed sync-in signal for the synchronization validation block in the synchronization receiver.
0: synchronization clock receiver disabled (default).
27
Sync Receiver
Enable
1: synchronization clock receiver enabled.
0: synchronization clock generator disabled (default).
26
Sync Generator
Enable
1: synchronization clock generator enabled.
0: synchronization clock generator coincident with the rising edge of the system clock (default).
25
Sync Generator
Polarity
1: synchronization clock generator coincident with the falling edge of the system clock.
24
Not Available
23:18
Sync State Preset
Value
Default is 000000b. This 6-bit number is the state that the internal clock generator assumes when it receives a
sync pulse.
17:16
Not Available
15:11
Sync Generator
Delay
Default is 00000b. This 5-bit number sets the output delay (in ~150 ps increments) of the synchronization
generator.
10:8
Not Available
7:3
Sync Receiver
Delay
Default is 00000b. This 5-bit number sets the delay input delay (in ~150 ps increments) of the synchronization
receiver.
2:0
Not Available



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com