| поискавой системы для электроныых деталей |
|
COM20022I-HT датащи(PDF) 63 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
COM20022I-HT датащи(HTML) 63 Page - SMSC Corporation |
|
63 / 82 page ![]() 10 Mbps ARCNET (ANSI 878.1) Controller with 2Kx8 On-Board RAM Datasheet SMSC COM20022I Page 63 Revision 02-27-06 DATASHEET Figure 8.5 - Non-Multiplexed Bus, 80XX-Like Control Signals; Read Cycle A0-A2 VALID DATA VALID D0-D15 nCS t6 t1 t7 t3 t5 t4 t2 nRD nWR t10 t8 t9 Note 3 nIOCS16 t11 VALID VALUE t12 Note 2 Parameter min max units t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 15 10 5** 0 nS nS nS nS nS nS Address Setup to nRD Active Address Hold from nRD Inactive nCS Setup to nRD Active nCS Hold from nRD Inactive Cycle Time (nRD Low to Next Time Low) nRD Low to Valid Data nRD High to Data High Impedance 4TARB * 0 60 20 20 40** 20 nS nS nS nS nS nS CASE 1: BUSTMG pin = HIGH and RBUSTMG bit = 0 nRD Low Width nRD High Width nWR to nRD Low nIOCS16 Output Delay from nCS Low nIOCS16 Hold Delay from nCS High 0**** 40*** The Microcontroller typically accesses the COM20022 on every other cycle. Therefore, the cycle time specified in the microcontroller's datasheet should be doubled when considering back-to-back COM20022 cycles. Note 1: TARB is the Arbitration Clock Period TARB is identical to Topr if SLOW ARB = 0 * TARB is twice Topr if SLOW ARB = 1 Topr is the period of operation clock. It depends on CKUP1 and CKUP0 bits nCS may become active after control becomes active, but the access time (t6) will now be 45nS measured from the leading edge of nCS. ** t11 is measured from the latest active (valid) timing among nCS, A0-A2. *** t12 is measured from the earliest inactive (invalid) timing among nCS, A0-A2. **** Note 2: Read cycle for Address Pointer Low/High Registers occurring after a read from Data Register requires a minimum of 5TARB from the trailing edge of nRD to the leading edge of the next nRD. Notes 2 and 3 are applied to an access to Data Register by DMA transfer. Note 3: Read cycle for Address Pointer Low/High Registers occurring after a write to Data Register requires a minimum of 5TARB from the trailing edge of nWR to the leading edge of nRD. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |