поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

COM20022I-HT датащи(PDF) 41 Page - SMSC Corporation

номер детали COM20022I-HT
подробное описание детали  10 Mbps ARCNET (ANSI 878.1) Controller with 2Kx8 On-Board RAM
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SMSC [SMSC Corporation]
домашняя страница  http://www.smsc.com
Logo SMSC - SMSC Corporation

COM20022I-HT датащи(HTML) 41 Page - SMSC Corporation

Back Button COM20022I-HT Datasheet HTML 37Page - SMSC Corporation COM20022I-HT Datasheet HTML 38Page - SMSC Corporation COM20022I-HT Datasheet HTML 39Page - SMSC Corporation COM20022I-HT Datasheet HTML 40Page - SMSC Corporation COM20022I-HT Datasheet HTML 41Page - SMSC Corporation COM20022I-HT Datasheet HTML 42Page - SMSC Corporation COM20022I-HT Datasheet HTML 43Page - SMSC Corporation COM20022I-HT Datasheet HTML 44Page - SMSC Corporation COM20022I-HT Datasheet HTML 45Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 82 page
background image
10 Mbps ARCNET (ANSI 878.1) Controller with 2Kx8 On-Board RAM
Datasheet
SMSC COM20022I
Page 41
Revision 02-27-06
DATASHEET
Table 6.7 - Address Pointer Low Register
BIT
BIT NAME
SYMBOL
DESCRIPTION
7-0
Address 7-0
A7-A0
SWAP
These bits hold the lower 8 address bits which provide the
addresses to RAM.
When 16 bit access is enabled, (W16=1), A0 becomes the SWAP
bit. Swap bit is undefined after a hardware reset. The swap bit
must be set before W16 bit is set to “1”. The swap bit is used to
swap the upper and lower data byte. The swap bit influences
both CPU cycle and DMA cycle. See Table Below.
Detected Host Interface
Mode
Swap Bit
D15-D8
Pin
D7-D0 Pin
Intel 80xx Mode
0
Odd
Even
(RD, WR Mode)
1
Even
Odd
Motorola 68xx Mode
0
Even
Odd
(DIR, DS Mode)
1
Odd
Even
Table 6.8 - Sub Address Register
BIT
BIT NAME
SYMBOL
DESCRIPTION
7-3
Reserved
These bits are undefined.
2,1,0
Sub Address 2,1,0
SUBAD
2,1,0
These bits determine which register at address 07 may be
accessed. The combinations are as follows:
SUBAD2
SUBAD1
SUBAD0
Register
0
0
0
Tentative ID \ (Same
0
0
1
Node ID
\ as in
0
1
0
Setup 1
/ Config
0
1
1
Next ID
/ Register)
1
0
0
Setup 2
1
0
1
Bus Control
1
1
0
DMA Count
1
1
1
Reserved
SUBAD1 and SUBAD0 are exactly the same as exist in the
Configuration Register. SUBAD2 is cleared automatically by writing
the Configuration Register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com