COM20019IP datasheet(16/81 Pages) SMSC

16 / 81 page

DISCONTINUED DATASHEET

High Speed CPU Bus Timing Support

High speed CPU bus support was added to the

COM20019.

The reasoning behind this is as

follows:

With

the

Host

interface

Non-

multiplexed Bus mode, I/O address and Chip

Select signals must be stable before the read

signal is active and remain after the read signal

is inactive. But the High Speed CPU bus timing

doesn't adhere to these timings. For example, a

RISC type single chip microcontroller (like the

HITACHI SH-1 series) changes I/O address at

the same time as the read signal. Therefore,

several external logic ICs would be required to

connect to this microcontroller.

In addition, the Diagnostic Status (DIAG) register

is cleared automatically by reading itself. The

internal DIAG register read signal is generated

by decoding the Address (A2-A0), Chip Select

(nCS) and Read (nRD) signals. The decoder will

generate a noise spike at the above tight timing.

The DIAG register is cleared by the spike signal

without

reading

itself.

This

unexpected

operation. Reading the internal RAM and Next

Id Register have the same mechanism as

reading the DIAG register.

Therefore,

the

address

decode

and

host

interface mode blocks were modified to fit the

above CPU interface to support high speed CPU

bus timing.

In Intel CPU mode (nRD, nWR

mode), 3 bit I/O address (A2-A0) and Chip Select

(nCS) are sampled internally by Flip-Flops on the

falling edge of the internal delayed nRD signal.

The internal real read signal is the more delayed

nRD signal. But the rising edge of nRD doesn't

delay. By this modification, the internal real

address and Chip Select are stable while the

internal real read signal is active. Refer to figure

4 below.

FIGURE 4 - HIGH SPEED CPU BUS TIMING - INTEL CPU MODE

The I/O address and Chip Select signals, which

are supplied to the data output logic, are not

sampled. Also, the nRD signal is not delayed,

because the above sampling and delaying paths

decrease the data access time of the read cycle.

The above sampling and delaying signals are

supplied to the Read Pulse Generation logic

which generates the clearing pulse for the

A2-A0, nCS

nRD

Delayed nRD

(nRD1)

Sampled A2-A0, nCS

More delayed nRD

(nRD2)

VALID

COM20019IP датащи(PDF) 16 Page - SMSC Corporation

COM20019IP датащи(HTML) 16 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

датащи скачать

ссылки URL