AT43USB326 datasheet(58/102 Pages) ATMEL

58 / 102 page

AT43USB326

3313D–USB–04/06

Hub Endpoint 0 Service Routine Register – HCSR0

Function Endpoint 0 Service Routine Register – FCSR0

• Bit 7..4 – Reserved

These bits are reserved in the AT43USB326 and will read as zero.

• Bit 3 – STALL SENT

The USB hardware sets this bit after a STALL has been sent to the host. The firmware uses

this bit when responding to a Get Status[Endpoint] request. It is a read only bit and that is

cleared indirectly by writing a one to the STALL_SENT_ACK bit of the Control and Acknowl-

edge Register.

• Bit 2 – RX SETUP: Setup Packet Received

This bit is used by control endpoints only to signal to the microcontroller that the USB hard-

ware has received a valid SETUP packet and that the data portion of the packet is stored in

the FIFO. The hardware will clear all other bits in this register while setting RX SETUP. If inter-

rupt is enabled, the microcontroller will be interrupted when RX SETUP is set. After the

completion of reading the data from the FIFO, firmware should clear this bit by writing a one to

the RX_SETUP_ACK bit of the Control and Acknowledge Register.

• Bit 1 – RX OUT PACKET

The USB hardware sets this bit after it has stored the data of an OUT transaction in the FIFO.

While this bit is set, the hardware will NAK all OUT tokens. The USB hardware will not over-

write the data in the FIFO except for an early set-up. RX OUT Packet is used for the following

operations:

Control write transactions by a control endpoint.

OUT transaction with DATA1 PID to complete the status phase of a control endpoint.

Setting this bit causes an interrupt to the microcontroller if the interrupt is enabled. FW clears

th is bit a fter the FI FO con t en ts h a ve be en rea d b y wr it in g a on e to th e

RX_OUT_PACKET_ACK bit of the Control and Acknowledge Register.

• Bit 0 – TX COMPL: Transmit Completed

This bit is used by a control endpoint hardware to signal to the microcontroller that it has suc-

cessfully completed certain transactions. TX Complete is set at the completion of a:

Control read data stage.

Status stage without data stage.

Status stage after a control write transaction.

This bit is read only and is cleared indirectly by writing a one to the TX_COMPLETE_ACK bit

of the Control and Acknowledge Register.

Bit

Function EP0 $1FDF

–

STALL SENT

RX SETUP

RX OUT PACKET

TX COMPLETE

HCSR0

Function EP0 $1FDD

–

STALL SENT

RX SETUP

RX OUT PACKET

TX COMPLETE

FCSR0

Read/Write

Initial Value

AT43USB326 датащи(PDF) 58 Page - ATMEL Corporation

AT43USB326 датащи(HTML) 58 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL