AT43USB326 datasheet(34/102 Pages) ATMEL

34 / 102 page

AT43USB326

3313D–USB–04/06

AVR Register Set

Status Register and Stack Pointer

Status Register – SREG

•Bit 7 – I: Global Interrupt Enable

The global interrupt enable bit must be set (one) for the interrupts to be enabled. The individ-

ual interrupt enable control is then performed in separate control registers. If the global

interrupt enable bit is cleared (zero), none of the interrupts are enabled independent of the

individual interrupt enable settings. The I-bit is cleared by the hardware after an interrupt has

occurred, and is set by the RETI instruction to enable subsequent interrupts.

•Bit 6 – T: Bit Copy Storage

The bit copy instructions BLD (Bit LoaD) and BST (Bit STore) use the T bit as source and des-

tination for the operated bit. A bit from a register in the register file can be copied into T by the

BST instruction, and a bit in T can be copied into a bit in a register in the register file by the

BLD instruction.

•Bit 5 – H: Half Carry Flag

The half carry flag H indicates a half carry in some arithmetic operations. See the Instruction

Set Description for detailed information.

•Bit 4 – S: Sign Bit, S = N

⊕V

The S-bit is always an exclusive or between the negative flag N and the two's complement

overflow flag V. See the Instruction Set Description for detailed information.

•Bit 3 – V: Two's Complement Overflow Flag

The two's complement overflow flag V supports two's complement arithmetics. See the

Instruction Set Description for detailed information.

•Bit 2 – N: Negative Flag

The negative flag N indicates a negative result after the different arithmetic and logic opera-

tions. See the Instruction Set Description for detailed information.

•Bit 1 – Z: Zero Flag

The zero flag Z indicates a zero result after the different arithmetic and logic operations. See

the Instruction Set Description for detailed information.

•Bit 0 – C: Carry Flag

The carry flag C indicates a carry in an arithmetic or logic operation. See the Instruction Set

Description for detailed information.

Note that the status register is not automatically stored when entering an interrupt routine and

restored when returning from an interrupt routine. This must be handled by software.

Bit

$3F ($5F)

ITH

SREG

Read/Write

R/W

Initial Value

AT43USB326 датащи(PDF) 34 Page - ATMEL Corporation

AT43USB326 датащи(HTML) 34 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL