поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MP2733 датащи(PDF) 35 Page - MPS Industries, Inc.

номер детали MP2733
подробное описание детали  Wide Input Range, 4.5A,I2C-Controlled SW Charger with NVDC Power Path and USB OTG and Enhanced ADC
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MPSIND [MPS Industries, Inc.]
домашняя страница  http://www.mpsind.com/index.html
Logo MPSIND - MPS Industries, Inc.

MP2733 датащи(HTML) 35 Page - MPS Industries, Inc.

Back Button MP2733 Datasheet HTML 31Page - MPS Industries, Inc. MP2733 Datasheet HTML 32Page - MPS Industries, Inc. MP2733 Datasheet HTML 33Page - MPS Industries, Inc. MP2733 Datasheet HTML 34Page - MPS Industries, Inc. MP2733 Datasheet HTML 35Page - MPS Industries, Inc. MP2733 Datasheet HTML 36Page - MPS Industries, Inc. MP2733 Datasheet HTML 37Page - MPS Industries, Inc. MP2733 Datasheet HTML 38Page - MPS Industries, Inc. MP2733 Datasheet HTML 39Page - MPS Industries, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 51 page
background image
MP2733
– 4.5A SW CHARGER WITH I2C CONTROL, NVDC POWER PATH, USB OTG
MP2733 Rev. 1.1
www.MonolithicPower.com
35
5/18/2023
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.
REG08h: Timer Configuration
Bit
Name
POR
Reset by
REG_RST
Reset
by WTD
R/W
Description
Comment
7
EN_TERM
1
Y
Y
R/W
0: Disabled
1: Enabled
Termination enable bit. It is
set to 1 by default.
6
EN_ADC_DSG
0
Y
Y
R/W
0: Disabled
1: Enabled
Enables the ADC function in
standby mode. This bit is set
to 0 by default.
5
WATCHDOG[1]
0
Y
N
R/W
00: Disable timer
01: 40s
10: 80s
11: 160s
These
bits
set
the
I2C
watchdog timer limit. They are
set to 01 by default. The
watchdog
function
is
not
available when a battery is
present.
4
WATCHDOG[0]
1
Y
N
R/W
3
WATCHDOG_
TIMER_RESET
0
Y
Y
R/W
0: Normal
1: Reset
This bit is set to 0 by default,
and returns to 0 after the timer
resets.
2
CHG_TMR[1]
1
Y
Y
R/W
00: 5hrs
01: 8hrs
10: 12hrs
11: 20hrs
Constant
current
charge
timer. These bits are set to 10
by default via the OTP.
1
CHG_TMR[2]
0
Y
Y
R/W
0
EN_TIMER
1
Y
Y
R/W
0: Disabled
1: Enabled
Enables the safety timer. This
bit is set to 1 by default.
REG09h: Bandgap
Bit
Name
POR
Reset by
REG_RST
Reset
by WTD
R/W
Description
Comment
7
RESERVED
N/A
N/A
N/A
N/A
Reserved.
6
RESERVED
N/A
N/A
N/A
N/A
Reserved.
5
RESERVED
N/A
N/A
N/A
N/A
Reserved.
4
RESERVED
N/A
N/A
N/A
N/A
Reserved.
3
BG_EN
0
Y
Y
R/W
0: Enabled
1: Disabled
This bit is set to 0 by default.
Setting this bit from 1 to 0
resets
the
input
plug-in
detection and safety timer.
2
RESERVED
N/A
N/A
N/A
N/A
Reserved.
1
RESERVED
N/A
N/A
N/A
N/A
Reserved.
0
RESERVED
N/A
N/A
N/A
N/A
Reserved.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com