80221 datasheet(85/91 Pages) LSI

85 / 91 page

80220/80221

4-85

MD400159/E

Page 29, Figure 9 MI Serial Port Frame Timing Diagram:

- References to ST, OP, PHYAD, REGAD, TA, DATA have been changed to ST[1:0], OP[1:0],

PHYAD[4:0], REGAD[4:0], TA[1:0], DATA[15:0], for both Write Cycle and Read Cycle.

Page 30, Reference to Sections 3.25 have been changed to 3.26.

Page 38, Table 14. MI Register 4 (AutoNegotiation Advertisement ) Structure:

- Bit 4.15, reference to Note 1 has been added. Note 1. Next Page currently not supported.

Page 43, Table 19. MI Register 19 (Mask) Structure and Bit Definition:

- Def. 19.3, 19.2, 19.1 19.0 have been changed from 1 to 0.

- Read Writes to 19.3, 19.2, 19.1 19.0 have been changed from R/W to R.

Page 49, Section 5.4 TP TRANSMIT OUTPUT CURRENT SET:

- Copy change ...Where I

Ref = 33.4 mA (10 Mbps, STP)

has been changed

to I

Ref = 40.8 mA (10 Mbps, STP)

General:

- Section 5.7 Return Loss has been removed, all references to 5.8 have been changed to 5.7. All following

references to 5.8, 5.9, 5.10 have been changed to 5.7, 5.8, 5.9 etc.

Page 51, Section 5.9.1 MII Based Repeaters:

- Paragraph 2 copy has been changed to ...For most repeaters, it is necessary to disable the internal CRS

loopback. This ...

- New paragraph 3 and paragraph 4 have been added to section.

Section 5.9.2 Non_MII Based Repeaters:

- Paragraph 3 copy has been changed to ...For most repeaters, it is necessary to disable the internal CRS

loopback. This ...

- New paragraph 4 have been added to section.

Page 54, Section 5.14 PROGRAMMABLE LED DRIVERS:

- Paragraph 1 has been changed to ...The PLED[5:0] outputs can all drive LED's tied to VCC as shown in Figures

11-13. In addition, PLED1 and PLED0 can drive an LED tied to GND as well as VCC.

- Paragraph 6 references to PLED[3:0] have been changed to PLED[5:0]

- Paragraph 7, Note that PLED3... has been changed to ...Note that PLED1 and PLED0 pins have both pullup

and pulldown transistors. This...

Page 55, DC Electrical Characteristics:

- I

IL Conditions TRFAD1, T4LNK, has been changed to TRFAD[1:0], T4LNK, TPI±.

- New I

IL row has been added, Conditions = TRFADJ0, Unit = µA, and LIMIT (MAX) = ±10.

- I

IL Conditions MDA[4:0] LIMIT (MIN) has been changed from -6 to 4.

- I

IL Conditions MDA[4:0] LIMIT (TYP), has been made blank.

- I

IL Conditions TRFADJ1, T4LNK LIMIT (TYP), has been made blank.

- I

IL Conditions TRFADJ1, T4LNK LIMIT (MAX), has been changed from -50 to -120

- I

IH Conditions, All Except OSCIN, TRFADJ0, T4ADV, has been changed to All Except OSCIN,

TRFADJ[1:0], T4ADV, TPI

- New I

IH row has been added Conditions = TRFADJ1, Unit = µA, and LIMIT (MAX) = ±10.

- I

IL Conditions TRFADJ0, T4ADV LIMIT (TYP), has been made blank.

- I

IL Conditions TRFADJ0, T4ADV LIMIT (MAX), has been changed from 50 to 120.

- V

OH Conditions IOH = 6 µA PLED[5:0], MDINT has been changed to IOH = 4 µA PLED[5:2], MDINT.

- New V

OH row has been added LIMIT (MIN) = VCC - 1.0, Unit = Volt, IOH = 10 mA, PLED[1:0]

- I

IL Conditions TRFADJ0, has been changed to VIN = GND, TRFADJ0

- I

IL Conditions MDA[4:0], has been changed to VIN = GND, MDA[4:0]

- I

IL Conditions TRFADJ1, T4LNK, has been changed to VIN = GND, TRFADJ1, T4LNK

Revision History

80221 датащи(PDF) 85 Page - LSI Computer Systems

80221 датащи(HTML) 85 Page - LSI Computer Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

датащи скачать

ссылки URL