CS5535 datasheet(281/555 Pages) NSC

281 / 555 page

Revision 0.8

281

www.national.com

USB Register Descriptions (Continued)

USBC_HcInterruptEnable Register Map

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10

7654321

RSVD

USBC_HcInterruptEnable Bit Descriptions

Bit

Name

HCD

Description

MasterInterrupt

Enable

R/W

Master Interrupt Enable. This bit is a global interrupt enable. A

write of 1 allows interrupts to be enabled via the specific enable

bits listed above.

Ownership

ChangeEnable

R/W

Ownership Change Enable.

0: Ignore.

1: Enable interrupt generation due to Ownership Change.

29:7

RSVD

R/W

Reserved. Read/write 0s.

RootHubStatus

ChangeEnable

R/W

RootHub Status Change Enable.

0: Ignore.

1: Enable interrupt generation due to Root Hub Status Change.

FrameNumber

OverflowEnable

R/W

Frame Number Overflow Enable.

0: Ignore.

1: Enable interrupt generation due to Frame Number Overflow.

Unrecoverable

ErrorEnable

R/W

Unrecoverable Error Enable. This event is not implemented. All

writes to this bit are ignored.

Resume

DetectedEnable

R/W

Resume Detected Enable.

0: Ignore.

1: Enable interrupt generation due to Resume Detected.

2StartOfFrame

Enable

R/W

Start Of Frame Enable.

0: Ignore.

1: Enable interrupt generation due to Start of Frame.

WritebackDone

HeadEnable

R/W

Writeback Done Head Enable.

0: Ignore.

1: Enable interrupt generation due to Writeback Done Head.

Scheduling

OverrunEnable

R/W

Scheduling Overrun Enable.

0: Ignore.

1: Enable interrupt generation due to Scheduling Overrun.

CS5535 датащи(PDF) 281 Page - National Semiconductor (TI)

CS5535 датащи(HTML) 281 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL