поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS5535 датащи(PDF) 253 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали CS5535
подробное описание детали  Geode??CS5535 I/O Companion Multi-Function South Bridge
PDF  555 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

CS5535 датащи(HTML) 253 Page - National Semiconductor (TI)

Back Button CS5535 Datasheet HTML 249Page - National Semiconductor (TI) CS5535 Datasheet HTML 250Page - National Semiconductor (TI) CS5535 Datasheet HTML 251Page - National Semiconductor (TI) CS5535 Datasheet HTML 252Page - National Semiconductor (TI) CS5535 Datasheet HTML 253Page - National Semiconductor (TI) CS5535 Datasheet HTML 254Page - National Semiconductor (TI) CS5535 Datasheet HTML 255Page - National Semiconductor (TI) CS5535 Datasheet HTML 256Page - National Semiconductor (TI) CS5535 Datasheet HTML 257Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 253 / 555 page
background image
Revision 0.8
253
www.national.com
ATAC Register Descriptions (Continued)
5.4.1.6
GeodeLink Device Diagnostic MSR (ATAC_GLD_MSR_DIAG)
This register is reserved for internal use by National and should not be written to.
49:48
IOMODEA
I/O Mode A Control. These bits determine how the associated IDE inputs and outputs
behave when the PMC asserts two internal signals that are controlled by PMS I/O Off-
set 20h and 0Ch. The list of affected signals is in Table 3-12 "Sleep Driven IDE Signals"
on page 72.
00: No gating of I/O cells during a Sleep sequence (Default).
01: During a power management Sleep sequence, force inputs to their non-asserted
state when PM_IN_SLPCTL is enabled.
10: During a power management Sleep sequence, force inputs to their non-asserted
state when PM_IN_SLPCTL is enabled, and park (force) outputs low when
PM_OUT_SLPCTL is enabled.
11: Immediately and unconditionally, force inputs to their not asserted state, and park
(force) outputs low.
47:4
RSVD
Reserved. Returns 0 on read.
3:2
PMODE1
Power Mode 1. Power mode for Channel 1 clock domain.
00: Disable clock gating. Clocks are always on.
01: Enable active hardware clock gating. Clock goes off whenever this module’s cir-
cuits are not busy.
10: Reserved.
11: Reserved.
1:0
PMODE0
Power Mode 0. Power mode for Channel 0 clock domain.
00: Disable clock gating. Clocks are always on.
01: Enable active hardware clock gating. Clock goes off whenever this module’s cir-
cuits are not busy.
10: Reserved.
11: Reserved.
MSR Address
51300005h
Type
R/W
Reset Value
00000000_00000000h
ATAC_GLD_MSR_PM Bit Descriptions (Continued)
Bit
Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com