 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
VL6524 датащи(PDF) 63 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VL6524 датащи(HTML) 63 Page - STMicroelectronics |
|
|
63 / 70 page  VL6524/VS6524 Electrical characteristics 63/70 13.4.4 Parallel data interface timing VL6524/VS6524 contains a parallel data output port (D[7:0]) and associated qualification signals (HSYNC, VSYNC, PCLK and FSO). This port can be enabled and disabled (tri-stated) to facilitate multiple camera systems or bit-serial output configurations. The port is disabled (high impedance) upon reset. Figure 35. Parallel data output video timing 13.5 ESD handling characteristics Table 39. Parallel data interface timings Symbol Description Conditions Min. Typ. Max. Unit fPCLK PCLK frequency 26 MHz tPCLKL PCLK low width 10 ns tPCLKH PCLK high width 10 ns tDV PCLK to output valid -5 5 ns tPCLKL tPCLKH 1/fPCLK PCLK D[0:7] HSYNC polarity = 0 tDV Valid VSYNC Table 40. ESD handling characteristics Test Criteria Unit ESD Machine Model 150 V ESD Human body 1.5 kV |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
