| поискавой системы для электроныых деталей |
|
SPC572L64F2 датащи(PDF) 33 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC572L64F2 датащи(HTML) 33 Page - STMicroelectronics |
|
33 / 112 page ![]() DocID027866 Rev 5 33/112 SPC572Lx Electrical characteristics 111 3.9 I/O pad current specification The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a VDD/VSS supply pair. Table 18 provides I/O consumption figures. tTR_V CC T 10–90% threshold transition time output pin VERY STRONG configuration VDD_HV_IO = 5.0 V ± 10%, CL = 25 pF(4) 1— 5.3 ns VDD_HV_IO = 5.0 V ± 10%, CL = 50 pF(4) 2.5 — 12 VDD_HV_IO = 5.0 V ± 10%, CL = 200 pF(4) 11 — 45 tTR20-80 CC — 20–80% threshold transition time output pin VERY STRONG configuration VDD_HV_IO = 5.0 V ± 10%, CL = 25 pF(4) 0.8 — 4 ns VDD_HV_IO = 3.3 V ± 10%, CL = 15 pF(4) 1—5 tTRTTL CC — TTL threshold transition time(5) for output pin in VERY STRONG configuration VDD_HV_IO = 3.3 V ± 10%, CL = 25 pF(4) 1—5 ns ΣtTR20-80 CC — Sum of transition time 20– 80% output pin VERY STRONG configuration VDD_HV_IO = 5.0 V ± 10%, CL =25 pF —— 9 ns VDD_HV_IO = 3.3 V ± 10%, CL =15pF(4) —— 9 |tSKEW_V| CC T Difference between rise and fall time at 20–80% VDD_HV_IO = 5.0 V ± 10%, CL = 25 pF(4) 0—1 ns TPHL/PLH CC D Propagation delay CL = 25 pF, 4.5 V < VDD_HV_IO < 5.9 V —— 9 ns CL = 25 pF, 3.0 V < VDD_HV_IO < 3.6 V —— 10.5 CL = 50 pF, 4.5 V < VDD_HV_IO < 5.9 V —— 15 CL = 50 pF, 3.0 V < VDD_HV_IO < 3.6 V —— 12 IDCMAX_VS CC D Maximum DC current — — — 10 mA 1. All VDD_HV_IO conditions for 4.5 V to 5.5 V are valid for VSIO[VSIO_xx] = 1, and all specifications for 3.0 V to 3.6 V are valid for VSIO[VSIO_xx] = 0. 2. All values need to be confirmed during device validation. 3. Only available on the VDD_HV_IO_JTAG and VDD_HV_IO_ETH segments. 4. CL is the sum of external capacitance. Add device and package capacitances (CIN, defined in the Table 12: I/O input DC electrical characteristics in this Datasheet) to calculate total signal capacitance (CTOT = CL + CIN). 5. TTL transition time as for Ethernet standard. Table 17. VERY STRONG configuration output buffer electrical characteristics (continued) Symbol C Parameter Conditions(1) Value(2) Unit Min Typ Max |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |