| поискавой системы для электроныых деталей |
|
STM32F730V8 датащи(PDF) 23 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F730V8 датащи(HTML) 23 Page - STMicroelectronics |
|
23 / 202 page ![]() DS12536 Rev 2 23/202 STM32F730x8 Functional overview 49 3.6 AXI-AHB bus matrix The STM32F730x8 system architecture is based on 2 sub-systems: • An AXI to multi AHB bridge converting AXI4 protocol to AHB-Lite protocol: – 3x AXI to 32-bit AHB bridges connected to AHB bus matrix – 1x AXI to 64-bit AHB bridge connected to the embedded Flash memory • A multi-AHB Bus-Matrix – The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs, USB HS) and the slaves (Flash memory, RAM, FMC, Quad-SPI, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously. Figure 5. STM32F730x8 AXI-AHB bus matrix architecture(1) 1. The above figure has large wires for 64-bits bus and thin wires for 32-bits bus. MSv50789V1 Arm Cortex-M7 32-bit Bus Matrix - S FLASH 64KB SRAM1 176KB SRAM2 16KB AHB periph2 FMC external MemCtl Quad-SPI AXI to multi-AHB AHB Periph1 DTCM RAM ITCM RAM 16KB 64KB 64-bit AHB 64-bit BuS Matrix ITCM APB1 APB2 I/D Cache 8KB GP DMA1 GP DMA2 USB OTG HS |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |