DLPC3421 datasheet(44/63 Pages) TI

44 / 63 page

System State

SYSPWR

PROJ_ON (GPIO_8)

VDD (1.1 V)

VDDLP12

(if not ed to VDD)

VDD_PLLM/D (1.1 V)

VCC18 (1.8 V)

VCC_INTF (e.g. 1.8 V)

VCC_FLSH (e.g. 1.8 V)

PARKZ

PLL_REFCLK

RESETZ

HOST_IRQ

2C (activity)

(b)

(c)

Regular operation

Normal

Park

Power supply shutdown

Signals

from PMIC

from other source

(a)

t1:

PROJ_ON goes low to begin the power down sequence.

t2:

The controller finishes parking the DMD.

t3:

RESETZ is asserted which causes HOST_IRQ to be pulled high.

t4:

All controller power supplies are turned off.

t5:

SYSPWR is removed now that all other supplies are turned off.

(a):

I2C activity must stop before PROJ_ON is deasserted (goes low).

(b):

The DMD will be parked within 20 ms of PROJ_ON being deasserted (going low). VDD, VDD_PLLM/D, VCC18, VCC_INITF, and

VCC_FLSH power supplies and the PLL_REFCLK must be held within specification for a minimum of 20 ms after PROJ_ON

is deasserted (goes low). However, 20 ms does not satisfy the typical shutdown timing of the entire chipset. It is therefore

recommended to follow note (c).

(c):

It is recommended that SYSPWR not be turned off for 50 ms after PROJ_ON is deasserted (goes low). This time allows the

DMD to be parked, the controller to turn off, and the PMIC supplies to shut down.

Figure 9-2. Normal Park Power-Down Waveforms

DLPC3421

DLPS231 – OCTOBER 2021

www.ti.com

Submit Document Feedback

Product Folder Links: DLPC3421

DLPC3421 датащи(PDF) 44 Page - Texas Instruments

DLPC3421 датащи(HTML) 44 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

датащи скачать

ссылки URL