CS47L24 datasheet(74/256 Pages) CIRRUS

74 / 256 page

CS47L24

Rev 4.1

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R33

(0021h)

Tone

Generator

15:0

TONE1_LVL

[23:8]

1000h

Tone Generator 1 DC output level

TONE1_LVL [23:8] is coded as 2’s

complement. Bits [23:20] contain the

integer portion; bits [19:0] contain the

fractional portion.

The digital core 0dBFS level corresponds

to 1000_00h (+1) or F000_00h (-1).

R34

(0022h)

Tone

Generator

7:0

TONE1_LVL [7:0]

00h

Tone Generator 1 DC output level

TONE1_LVL [23:8] is coded as 2’s

complement. Bits [23:20] contain the

integer portion; bits [19:0] contain the

fractional portion.

The digital core 0dBFS level corresponds

to 1000_00h (+1) or F000_00h (-1).

R35

(0023h)

Tone

Generator

15:0

TONE2_LVL

[23:8]

1000h

Tone Generator 2 DC output level

TONE2_LVL [23:8] is coded as 2’s

complement. Bits [23:20] contain the

integer portion; bits [19:0] contain the

fractional portion.

The digital core 0dBFS level corresponds

to 1000_00h (+1) or F000_00h (-1).

R36

(0024h)

Tone

Generator

7:0

TONE2_LVL [7:0]

00h

Tone Generator 2 DC output level

TONE2_LVL

[23:8] is coded as 2’s

complement. Bits [23:20] contain the

integer portion; bits [19:0] contain the

fractional portion.

The digital core 0dBFS level corresponds

to 1000_00h (+1) or F000_00h (-1).

Table 17 Tone Generator Control

NOISE GENERATOR

The CS47L24 incorporates a white noise generator, which can be routed within the digital core. The main purpose of the

noise generator is to provide ‘comfort noise’ in cases where silence (digital mute) is not desirable.

Noise Generator (0Dh)

White Noise

Generator

NOISE_GEN_ENA

NOISE_GEN_GAIN

NOISE_GEN_RATE

Figure 23 Digital Core Noise Generator

The noise generator can be selected as input to any of the digital mixers or signal processing functions within the

CS47L24 digital core. The bracketed number (0Dh) in Figure 23 indicates the corresponding *_SRCn register setting for

selection of the noise generator as an input to another digital core function.

The sample rate for the noise generator is configured using the NOISE_GEN_RATE register - see Table 21. Note that

sample rate conversion is required when routing the noise generator output to any signal chain that is asynchronous

and/or configured for a different sample rate.

The noise generator is enabled using the NOISE_GEN_ENA register bit as described in Table 18. The signal level is

configured using NOISE_GEN_GAIN.

CS47L24 датащи(PDF) 74 Page - Cirrus Logic

CS47L24 датащи(HTML) 74 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL