поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS61880 датащи(PDF) 40 Page - Cirrus Logic

номер детали CS61880
подробное описание детали  OCTAL E1 LINE INTERFACE UNIT
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS61880 датащи(HTML) 40 Page - Cirrus Logic

Back Button CS61880 Datasheet HTML 36Page - Cirrus Logic CS61880 Datasheet HTML 37Page - Cirrus Logic CS61880 Datasheet HTML 38Page - Cirrus Logic CS61880 Datasheet HTML 39Page - Cirrus Logic CS61880 Datasheet HTML 40Page - Cirrus Logic CS61880 Datasheet HTML 41Page - Cirrus Logic CS61880 Datasheet HTML 42Page - Cirrus Logic CS61880 Datasheet HTML 43Page - Cirrus Logic CS61880 Datasheet HTML 44Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 70 page
background image
CS61880
40
DS450PP3
14.26 AWG Enable Register (19h)
14.27 Reserved Register (1Ah)
14.28 Reserved Register (1Bh)
14.29 Reserved Register (1Ch)
14.30 Reserved Register (1Dh)
14.31 Bits Clock Enable Register (1Eh)
14.32 Reserved Register (1Fh)
14.33 Status Registers
The following Status registers are read-only: LOS
Status Register (04h) (See Section 14.5 on
page 35), DFM Status Register (05h) (See Sec-
tion 14.6 on page 35) and AIS Status Register
(13h) (See Section 14.20 on page 38). The
CS61880 generates an interrupt on the INT pin any
time an unmasked status register bit changes.
BIT
NAME
Description
[7:0]
AWGN 7-0
The AWG enable register is used for selecting the source of the customized transmission
pulse-shape. Setting bit n to “1” in this register selects the AWG as the source of the output
pulse shape for channel n. When bit n is set to “0” the pre-programmed pulse shape in the
ROM is selected for transmission on channel n. (Refer to Arbitrary Waveform Generator
(See Section 15 on page 42). Register bits default to 00h after power-up or reset.
BIT
NAME
Description
[7:0]
RSVD 7-0
RESERVED
BIT
NAME
Description
[7:0]
RSVD 7-0
RESERVED
BIT
NAME
Description
[7:0]
RSVD 7-0
RESERVED
BIT
NAME
Description
[7:0]
RSVD 7-0
RESERVED
BIT
NAME
Description
[7:0]
BITS 7-0
Writing a “1” to bit n in this register changes channel n to a stand-alone timing recovery unit
used for G.703 clock recovery. (Refer to BUILDING INTEGRATED TIMING SYSTEMS
(BITS) CLOCK MODE (See Section 8 on page 23) for a better description of the G.703 clock
recovery function). Register bits default to 00h after power-up or reset.
BIT
NAME
Description
[7:0]
RSVD 7-0
RESERVED



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com