CS61880 datasheet(15/70 Pages) CIRRUS

15 / 70 page

CS61880

DS450PP3

3.4 Cable Select

3.5 Status

SYMBOL

LQFP

FBGA

TYPE

DESCRIPTION

CBLSEL

G13

Cable Impedance Select

Host Mode - The input voltage to this pin does not effect

normal operation.

Hardware Mode - This pin is used to select the transmitted

pulse shape and set the line impedance for all eight receiv-

ers and transmitters. This pin also selects whether or not all

eight receivers use an internal or external line matching

network (Refer to the Table 4 below for proper settings).

NOTE: Refer to Figure 16 on page 50 and Figure 17 on

page 51 for appropriate external line matching com-

ponents. All transmitters use internal matching net-

works.

Table 4. Cable Impedance Selection

CBLSEL

Transmitters

Receivers

No Connect

120

Ω Internal

120

Ω Internal or External

HIGH

Ω Internal

LOW

Ω Internal

Ω External

SYMBOL

LQFP

FBGA

TYPE

DESCRIPTION

LOS0

LOS1

LOS2

LOS3

LOS4

LOS5

LOS6

LOS7

113

106

140

K12

K11

E11

E12

Loss of Signal Output

The LOS output pins can be configured to indicate a loss of

signal (LOS) state that is compliant to either ITU G.775 or

ETSI 300 233. These pins are asserted “High” to indicate

LOS. The LOS output returns low when an input signal is

present for the time period dictated by the associated speci-

fication (Refer to Loss-of-Signal (LOS) (See Section 10.5

on page 27)).

CS61880 датащи(PDF) 15 Page - Cirrus Logic

CS61880 датащи(HTML) 15 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

датащи скачать

ссылки URL