поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS61880 датащи(PDF) 37 Page - Cirrus Logic

номер детали CS61880
подробное описание детали  OCTAL E1 LINE INTERFACE UNIT
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS61880 датащи(HTML) 37 Page - Cirrus Logic

Back Button CS61880 Datasheet HTML 33Page - Cirrus Logic CS61880 Datasheet HTML 34Page - Cirrus Logic CS61880 Datasheet HTML 35Page - Cirrus Logic CS61880 Datasheet HTML 36Page - Cirrus Logic CS61880 Datasheet HTML 37Page - Cirrus Logic CS61880 Datasheet HTML 38Page - Cirrus Logic CS61880 Datasheet HTML 39Page - Cirrus Logic CS61880 Datasheet HTML 40Page - Cirrus Logic CS61880 Datasheet HTML 41Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 70 page
background image
CS61880
DS450PP3
37
14.14 LOS/AIS Mode Enable Register (0Dh)
14.15 Automatic TAOS Register (0Eh)
14.16 Global Control Register (0Fh)
BIT
NAME
Description
[7:0]
LAME 7-0 Setting bit n to “1” enables ETSI 300 233 compliant LOS/AIS for channel n; setting bit n to “0”
enables ITU G.775 compliant LOS/AIS for channel n. Register bits default to 00h after
power-up or reset.
BIT
NAME
Description
[7:0]
ATAO 7-0
Setting bit n to “1” enables automatic TAOS generation on channel n when LOS is detected.
Register bits default to 00h after power-up or reset.
BIT
NAME
Description
This register is the global control for the AWG Auto-Increment, Automatic AIS insertion,
encoding/decoding and the jitter attenuators location, FIFO length and corner frequency for
all eight channels. Register bits default to 00h after power-up or reset.
[7]
AWG Auto-
Increment
The AWG Auto-Increment bit indicates whether to auto-increment the AWG Phase Address
Register (17h) (See Section 14.24 on page 39) after each access. Thus, when this bit is set,
the phase samples address portion of the address register increments after each read or
write access. This bit must be set before any bit in the AWG Enable register is set, if this
function is required.
[6]
RAISEN
On LOS, this bit controls the automatic AIS insertion into all eight receiver paths.
0 = Disabled
1 = Enabled
[5]
RSVD
RESERVED (This bit must be set to 0.)
[4]
CODEN
Line encoding/decoding Selection
0 = HDB3
1 = AMI
[3]
FIFO
LENGTH
Jitter Attenuator FIFO length Selection
0 = 32 bits
1 = 64 bits
[2]
JACF
Jitter Attenuator Corner Frequency Selection
0 = 1.25 Hz
1 = 2.50 Hz
[1:0]
JASEL [1:0]
These bits select the position of the Jitter Attenuator.
Table 11. Jitter Attenuator Position Selection
JASEL 1
JASEL 0
POSITION
0
0
Disabled
01
Transmit Path
1
0
Disabled
1
1
Receive Path



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com